

MB82B79-15/-20

72K-BIT HIGH-SPEED BiCMOS SRAM

8K Words x 9 Bits High-Speed CMOS Static Random Access Memory

The Fujitsu MB82B79 is a 8,192 words x 9 bits static random access memory fabricated with a CMOS silicon gate process. For lower power dissipation and higher speed, the peripheral circuits use BiCMOS technology. To obtain a smaller chip size, cells use NMOS transistors and resistors. The MB82B79 has 300 mil plastic DIP and SOJ packages, and a 450 mil SOP package. The memory uses asynchronous circuitry and requires a +5 V power supply. All pins are TTL compatible.



The MB82B79 has low power dissipation, low cost, and high performance, and it is ideally suited for use in microprocessor systems and other applications where fast access time and ease of use are required.

- Organization: 8,192 words x 9 bits
- Static operation: no clocks or refresh required
- Access time:
 - $t_{AA} = t_{ACS1} = 15$ ns max.
 - $t_{ACS2} = t_{OE} = 8$ ns max. (MB82B79-15)
 - $t_{AA} = t_{ACS1} = 20$ ns max.
 - $t_{ACS2} = t_{OE} = 10$ ns max. (MB82B79-20)
- Single +5 V power supply $\pm 10\%$ tolerance with low current drain:
 - 120 mA max. (Active operation)
 - 15 mA max. (Standby CMOS level)
 - 30 mA max. (StandbyTTL level)
- BiCMOS peripheral circuits
- TTL compatible inputs and outputs
- Three-state outputs
- 28-pin Plastic Packages:
 - Skinny DIP (300 mil) MB82B79-xxPSK
 - SOJ (300 mil) MB82B79-xxPF
 - SOP (450 mil) MB82B79-xxPJ


Absolute Maximum Ratings (See Note)

Rating	Symbol	Value	Unit
Supply Voltage	V_{CC}	-0.5 to +7.0	V
Input Voltage on any pin with respect to GND	V_{IN}	-3.5 to +7.0	V
Output Voltage on any I/O pin with respect to GND	V_{IO}	-0.5 to +7.0	V
Output Current	I_{OUT}	± 20	mA
Power Dissipation	P_D	1.0	W
Temperature Under Bias	T_{BIAS}	-10 to +85	$^{\circ}C$
Storage Temperature Range	T_{STG}	-40 to +125	$^{\circ}C$

Note: Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operation sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



CAPACITANCE ($T_a = 25^\circ \text{C}$, $f = 1\text{MHz}$)

Parameter	Symbol	Min	Typ	Max	Unit
I/O Capacitance ($V_{i/o}=0V$)	$C_{i/o}$			8	pF
Input Capacitance ($V_{in}=0V$)	C_{in}			7	pF

PIN DESCRIPTION

Symbol	Pin Name	Symbol	Pin Name
A_0 to A_{12}	Address input.	\overline{WE}	Write Enable.
I/O_1 to I/O_9	Data input/output.	V_{CC}	Power Supply (+5V \pm 10%)
\overline{CS}_1	Chip Select 1.	GND	Ground.
CS_2	Chip Select 2.		
\overline{OE}	Output Enable.		

TRUTH TABLE

\overline{CS}_1	CS_2	\overline{WE}	\overline{OE}	Mode	I/O Pin	Power Supply Current
H	X	X	X	Standby	High-Z	Standby
L	L	X	X	Not selected	High-Z	Active
L	H	H	H	Dout disable	High-Z	Active
L	H	H	L	Read	Data out	Active
L	H	L	X	Write	Data in	Active

Legend: H=High level, L=Low level, X=Don't care

RECOMMENDED OPERATING CONDITIONS

(Referenced to GND)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
Ambient Temperature	T_A^*	0		70	$^{\circ}C$

* The operating ambient temperature range is guaranteed with transverse airflow exceed 2m/sec.


DC CHARACTERISTICS

(Recommended operating conditions otherwise noted.)

Parameter	Test Conditions	Symbol	Min	Max	Unit
Input Leakage Current	$V_{IN}=GND$ to V_{CC} $V_{CC}=\text{max.}$	I_{LI}	-10	10	μA
Output Leakage Current	$V_{IO}=GND$ to V_{CC} $\overline{CS}_1=V_{IH}$ or $CS_2=V_{IL}$ or $\overline{WE}=V_{IL}$ or $\overline{OE}=V_{IH}$	$I_{L/O}$	-10	10	μA
Operating Supply Current	$\overline{CS}_1=V_{IL}$, I/O=Open Cycle=min.	I_{CC}		120	mA
Standby Supply Current	$V_{CC}=\text{min. to max.}$ $\overline{CS}_1=V_{CC}-0.2V$, $V_{IN}\leq 0.2V$ or $V_{IN}\geq V_{CC}-0.2V$	I_{SB1}		15	mA
Standby Supply Current	$\overline{CS}_1=V_{IH}$ $V_{IN}=V_{IH}$ or V_{IL}	I_{SB2}		30	mA
Input High Voltage		V_{IH}	2.2	6.0	V
Input Low Voltage		V_{IL}	-0.5*	0.8	V
Output High Voltage	$I_{OH}=-4\text{mA}$	V_{OH}	2.4		V
Output Low Voltage	$I_{OL}=8\text{mA}$	V_{OL}		0.4	V
Peak Power-on Current *2	$V_{CC}=GND$ to 4.5V $\overline{CS}_1=\text{Lower of } V_{CC} \text{ or } V_{IH} \text{ min.}$	I_{PO}		50	mA

Note: *1 -2.0V min. for pulse width less than 20ns.

*2 The \overline{CS}_1 input should be connected to V_{CC} to keep the device deselected.




AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

READ CYCLE *1

Parameter	Symbol	MB82B79-15		MB82B79-20		Unit
		Min	Max	Min	Max	
Read Cycle Time	t_{RC}	15		20		ns
Address Access Time *2	t_{AA}		15		20	ns
\overline{CS}_1 Access Time *3	t_{ACS1}		15		20	ns
CS_2 Access Time	t_{ACS2}		8		10	ns
\overline{OE} Access Time	t_{OE}		8		10	ns
Output Hold from Address Change	t_{OH}	3		3		ns
Output Low-Z from \overline{CS}_1 *4	t_{LZ1}	3		3		ns
Output Low-Z from CS_2 *4	t_{LZ2}	2		2		ns
Output Low-Z from \overline{OE} *4	t_{OLZ}	2		2		ns
Output High-Z from \overline{CS}_1 *4	t_{HZ1}		8		10	ns
Output High-Z from CS_2 *4	t_{HZ2}		8		10	ns
Output High-Z from \overline{OE} *4	t_{OHZ}		8		10	ns

READ CYCLE TIMING DIAGRAM *1




- Note: *1 \overline{WE} is high for Read cycle.
 *2 Device is continuously selected, $\overline{CS}_1 = \overline{OE} = V_{IL}$, $CS_2 = V_{IH}$.
 *3 Address valid prior to or coincident with \overline{CS}_1 and CS_2 transition low and high, respectively.
 *4 Transition is measured at the point of $\pm 500mV$ from steady state voltage with specified Load II in Fig. 2.

MB82B79-15
MB82B79-20



WRITE CYCLE *1

Parameter	Symbol	MB82B79-15		MB82B79-20		Unit
		Min	Max	Min	Max	
Write Cycle Time	t_{WC}	15		20		ns
Address Valid to End of Write	t_{AW}	10		15		ns
\overline{CS}_1 to End of Write	t_{CW1}	10		15		ns
\overline{CS}_2 to End of Write	t_{CW2}	6		8		ns
Data Setup Time	t_{DW}	7		10		ns
Data Hold Time	t_{DH}	3		3		ns
Write Pulse Width	t_{WP}	8		10		ns
Write Recovery Time *2	$\overline{CS}_1, \overline{WE}$	t_{WR1}	3	3		ns
	\overline{CS}_2	t_{WR2}	5	5		ns
Address Setup Time	$\overline{CS}_1, \overline{WE}$	t_{AS1}	0	0		ns
	\overline{CS}_2	t_{AS2}	2	2		ns
Output Low-Z from \overline{WE} *3	t_{OW}	0		0		ns
Output High-Z from \overline{WE} *3	t_{WZ}		8		10	ns

WRITE CYCLE TIMING DIAGRAM *1



- Note:**
- *1 If $\overline{CS}_1, \overline{OE}$ and \overline{CS}_2 are in the READ Mode during this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
 - *2 t_{WR} is defined from the end point of WRITE Mode.
 - *3 Transition is measured at the point of $\pm 500mV$ from steady state voltage with specified Load II in Fig. 2.



- Note:**
- *1 If \overline{CS}_1 , \overline{OE} and \overline{CS}_2 are in the READ Mode during this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
 - *2 t_{WR} is defined from the end point of WRITE Mode.
 - *3 Transition is measured at the point of $\pm 500\text{mV}$ from steady state voltage with specified Load II in Fig. 2.


MB82B79-15
MB82B79-20

PACKAGE DIMENSIONS

PLASTIC DIP (Suffix: P-SK)

28-LEAD PLASTIC DUAL IN-LINE PACKAGE

(Case No. : DIP-28P-M04)



© 1988 FUJITSU LIMITED D28018S-2C

Dimensions in
inches (millimeters)


2

PACKAGE DIMENSIONS (Continued)

PLASTIC FPT (Suffix: PF)

28-LEAD PLASTIC FLAT PACKAGE

(Case No. : FPT-28P-M02)



© 1988 FUJITSU LIMITED F28011S-3C

Dimensions in
inches (millimeters)

MB82B79-15
MB82B79-20

PACKAGE DIMENSIONS (Continued)

PLASTIC FPT (Suffix: PJ)

