

MB82B81-15/-20 256K-BIT HIGH-SPEED BICMOS SRAM

256K Words x 1 Bit BiCMOS High-Speed Static **Random Access Memory**

The Fujitsu MB82B81 is a static random access memory organized as 262,144 words x 1 bit and fabricated with a CMOS silicon gate process. BiCMOS technology is used in the peripheral circuits to provide lower power dissipation and higher speed.

The MB82B81 is housed in a 300 mil plastic DIP or small outline J-lead (SOJ) package. The memory uses asynchronous circuitry and requires a +5 V power supply. All pins are TTL compatible.

The MB82B81 has low power dissipation, low cost, and high performance, and it is ideally suited for use in microprocessor systems and other applications where fast access time and ease of use are required.

Organization: 262,144 words x 1 bit

Static operation: no clocks or refresh required

Fast access time: t_{AA} = t_{ACS} = 15 ns max. (MB82B81-15) t_{AA} = t_{ACS} = 20 ns max. (MB82B81-20)

Single +5 V power supply ±10% tolerance with low current drain:

120 mA max (Active operation) 15 mA max. 25 mA max.

(Standby Operation) (Standby Operation)

BiCMOS peripheral circuits

TTL compatible inputs and outputs

Three-state outputs

Standard 24-pin Plastic Packages:

Skinny DIP (300 mil) SOJ (300 mil)


MB82B81-xxPSK MB82B81-xxPJ


Pin compatible with MB81C81A

Absolute Maximum Ratings (See Note)


| Rating | Symbol | Value | Unit |
|---|------------------|-------------|------|
| Supply Voltage | V _{cc} | -0.5 to +7 | ٧ |
| Input Voltage on any pin with respect to GND | V _{IN} | -0.5 to +7 | ٧ |
| Output Voltage on any pin with respect to GND | V _{vo} | -0.5 to +7 | ٧ |
| Output Current | lout | ±20 | mA |
| Power Dissipation | P _D | 1.0 | W |
| Temperature Under Bias | TBIAS | -10 to +85 | °C |
| Storage Temperature Range | T _{STG} | -45 to +125 | °င |

Note: Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operation sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circultry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



CAPACITANCE (Ta= 25°C, f = 1MHz)

| Parameter | Symbol | Min | Тур | Max | Unit |
|---|------------------|-----|-----|-----|------|
| I/O Capacitance (V _{IO} =0V) | C _{I/O} | | | 8 | pF |
| Input Capacitance (V _{cs} =0V) | C _{cs} | | | 8 | pF |
| Input Capacitance (V _N =0V) | C _{IN} | | | 6 | pF |

PIN DESCRIPTION

| Symbol | Pin Name | Symbol | Pin Name |
|-----------------------------------|----------------|-----------------|--------------------------|
| A ₀ to A ₁₇ | Address input. | WE | Write Enable. |
| D _{IN} | Data input. | V _{cc} | Power Supply (+5V ±10%). |
| D _{OUT} | Data Output. | GND | Ground. |
| <u>cs</u> | Chip Select. | | |

TRUTH TABLE

| cs cs | WE | Mode | Output | Power Supply Current |
|-------|----|--------------|------------------|----------------------|
| н | х | Not Selected | High-Z | Standby |
| L | L | Write | High-Z | Active |
| L | н | Read | D _{out} | Active |

Legend: H = High level, L = Low level, X = Don't care

RECOMMENDED OPERATING CONDITIONS

(Referenced to GND)

| Parameter | Symbol | Min | Тур | Max | Unit |
|---------------------|------------------|-----|-----|-----|------|
| Supply Voltage | Voc | 4.5 | 5.0 | 5.5 | ٧ |
| Ambient Temperature | T _A * | 0 | | 70 | င့ |

^{*:} The operating ambient temperature range is guaranteed with transverse airflow exceeding 2m/sec.


DC CHARACTERISTICS

(Recommended operating conditions otherwise noted.)

| Parameter | Test Conditions | Symbol | Min | Max | Unit |
|--------------------------|---|------------------|--------|-----|------|
| Input Leakage Current | V _{IN} = GND to V _{CC} V _{CC} = max. | lu | -10 | 10 | μА |
| Output Leakage Current | V _{OUT} = GND to V _{CC} \overline{CS} = V _H or \overline{WE} = V _L | luo | -10 | 10 | μА |
| Operating Supply Current | CS = V _{IL} D _{OUT} = Open Cycle = min. | Icc | | 120 | mA |
| Standby Supply Current | $\begin{array}{l} V_{CC} = \text{min. to max.} \\ CS = V_{CC} - 0.2 V, V_{\text{N}} \leq 0.2 V \\ \text{or } V_{\text{IN}} \geq V_{CC} - 0.2 V \end{array}$ | lsaı | | 15 | mA |
| Standby Supply Current | CS = V _M V _{cc} = min. to max. | I _{SB2} | | 25 | mA |
| Input High Voltage | | VH | 2.2 | 6.0 | ٧ |
| Input Low Voltage | | V _{IL} | -0.5*1 | 0.8 | v |
| Output High Voltage | I _{OH} =4mA | V _{OH} | 2.4 | | ٧ |
| Output Low Voltage | l _{oL} = 8mA | VoL | | 0.4 | v |
| Peak Power-on Current *2 | V_{CC} = GND to 4.5V \overline{CS} = Lower of V_{CC} or V_{IH} min. | I _{PO} | | 50 | mA |

Note: *1 -2.0V min. for pulse width less than 8ns.

^{*2} The CS input should be connected to V_{cc} to keep the device deselected.




AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

READ CYCLE

| Danier at an | MB82B81-15 | | MB82B81-20 | | Unit | |
|---------------------------------|-----------------|-----|------------|-----|------|-----|
| Parameter | Symbol | Min | Max | Min | Max | Onk |
| Read Cycle Time | tec | 15 | | 20 | | ns |
| Address Access Time | tax | | 15 | | 20 | ns |
| CS Access Time | tacs | | 15 | | 20 | ns |
| Output Hold from Address Change | t _{oH} | 0 | | 0 | | ns |
| Output Low-Z from CS | t ız | 3 | | 3 | | ns |
| Output High-Z from CS | t _{HZ} | | 8 | | 8 | ns |
| Power Up from CS | t _{PU} | 0 | | 0 | | ns |
| Power Down from CS | t _{PD} | | 15 | | 20 | ns |

READ CYCLE TIMING DIAGRAM*1



Note: *1 WE is high for Read cycle.

*3 Device is continuously selected, $\overline{CS} = V_{ii.}$ *4 Address valid prior to or coincident with \overline{CS} transition low.


^{*2} All Read cycle timing are referenced from the last valid address to the first transitioning address.

^{*5} Transition is measured at the point of ±500mV from steady state voltage with specified Load II in Fig. 2.

WRITE CYCLE


| Parameter | Sumb at | MB82 | B81-15 | MB82B81-20 | | Unit |
|-------------------------------|-----------------|------|--------|------------|-----|------|
| Parameter | Symbol | Min | Max | Min | Max | Olik |
| Write Cycle Time | twc | 15 | | 20 | | ns |
| Address Valid to End of Write | taw | 11 | | 15 | | ns |
| CS to End of Write | t _{cw} | 11 | | 15 | | ns |
| Data Setup Time | tow | 4 | | 8 | | ns |
| Data Hold Time | t _{он} | 0 | | 0 | | ns |
| Write Pulse Width | t _{we} | 11 | | 15 | | ns |
| Write Recovery Time | twn | 0 / | | 0 | | ns |
| Address Setup Time | tas | 0 | | 0 | | ns |
| Output Low-Z from WE | tow | 0 | | 0 | | ns |
| Output High-Z from WE | twz | | 6 | | 10 | ns |

WRITE CYCLE TIMING DIAGRAM*1



- Note: *1 \overline{CS} or \overline{WE} must be high during address transitions.
 *2 If \overline{CS} goes high simultaneously with \overline{WE} high, the output remains in high impedance state.
 - *3 All Read cycle timings are referenced from the last valid address to first transitions address.
 - *4 Transition measured at ±500mV from steady state voltage with specified load II in Fig. 2.

WRITE CYCLE TIMING DIAGRAM (Continued)*1*2*4




Note: *1 CS or WE must be high during address transitions.

*2 If CS goes high simultaneously with WE high, the output remains in high impedance state.

*3 All Write cycle timings are referenced from the last valid address to the first transitioning address.

PACKAGE DIMENSIONS

(Suffix: -P-SK)



PACKAGE DIMENSIONS (Continued)

