

MB82B85-15/-20 256K-BIT HIGH-SPEED BICMOS SRAM

64K Words x 4 Bits BiCMOS High-Speed Static Random Access Memory With Automatic Power Down

The Fujitsu MB82B85 is a static random access memory organized as 65,536 words by 4 bits and fabricated with a CMOS silicon gate process. BiCMOS technology is used in the peripheral circuits to provide lower power dissipation and higher speed. To obtain a smaller chip size, the cells use NMOS transistors and resistors.

The MB82B85 is housed in 300 mil plastic DIP and small outline J-lead (SOJ) packages. The memory uses asynchronous circuitry and requires +5 V power supply. All pins are TTL compatible

The MB82B85 has low power dissipation, low cost, and high performance, and it is ideally suited for use in microprocessor systems and other applications where fast access time and ease of use are required.

Organization: 65,536 words x 4 bits

Access time: t_{AA} = t_{ACS} = 15 ns max. (MB82B85-15)
 t_{AA} = t_{ACS} = 20 ns max. (MB82B85-20)

BiCMOS peripheral circuits

TTL compatible inputs and outputs

· Static operation: no clock required

• Three-state outputs

Common data inputs and outputs

Single +5 V power supply ±10% tolerance with low current drain:

120 mA max. (Active operation) 15 mA max. (MOS Standby) 25 mA max. (TTL Standby)


Standard 28-pin Plastic Packages:


Skinny DIP MB82B85-xxPSK SOJ MB82B85-xxPJ

Absolute Maximum Ratings (See Note)


| Rating | Symbol | Value | Unit |
|---|-------------------|-------------|------|
| Supply Voltage | Vcc | -0.5 to +7 | ٧ |
| Input Voltage on any pin with respect to GND | V _{IN} | -3.5 to +7 | ٧ |
| Output Voltage on any I/O pin with respect to GND | V _{vo} | -0.5 to +7 | ٧ |
| Output Current | Іоит | ±20 | mA |
| Power Dissipation | P _D | 1.0 | w |
| Temperature Under Bias | T _{BIAS} | -10 to +85 | °C |
| Storage Temperature Range | T _{STG} | -45 to +125 | °C |

Note: Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operation sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



CAPACITANCE (Te= 25° C, f = 1MHz)

| Parameter | Symbol | Min | Тур | Max | Unit |
|---|-----------------|-----|-----|-----|------|
| I/O Capacitance (V _{vo} =0V) | C _{vo} | | | 8 | pF |
| Input Capacitance (V _{cs} =0V) | C _{cs} | | | 8 | pF |
| Input Capacitance (V _N =0V) | C _{IN} | | | 6 | рF |

PIN DESCRIPTION

| Symbol | Pin name | Symbol | Pin name |
|-----------------------------------|-------------------|-----------------|-------------------------|
| A _o to A ₁₅ | Address input | WE | Write Enable |
| I/O, to I/O ₄ | Data input/output | V _{cc} | Power Supply (+5V ±10%) |
| CS | Chip Select | GND | Ground |
| OE | Output Enable | | |

TRUTH TABLE

| CS | WE | OE | Mode | I/O pin | Power Supply Current |
|----|----|----|----------------|------------------|----------------------|
| н | х | х | Standby | High–Z | Standby |
| L | L | х | Write | D _{IN} | Active |
| L | н | Н | Output Desable | High-Z | Active |
| L | Н | L | Read | D _{out} | Active |

Legend: H=High level, L=Low level, X=Don't care

RECOMMENDED OPERATING CONDITIONS

(Referenced to GND)

| Parameter | Symbol | Min | Тур | Max | Unit |
|---------------------|-----------------|-----|-----|-----|------------|
| Supply Voltage | V _{cc} | 4.5 | 5.0 | 5.5 | ٧ |
| Ambient Temperature | T,* | 0 | | 70 | ° C |

^{*} The operating ambient temperature range is guaranteed with transverse airflow exceeding 2m/sec.

DC CHARACTERISTICS

(Recommended operating conditions otherwise noted.)

| Parameter | Test Conditions | Symbol | Min | Max | Unit |
|--------------------------|---|------------------|--------|-----|------|
| Input Leakage Current | V_{in} =GND to V_{cc} V_{cc} =max. | lu | -10 | 10 | μА |
| Output Leakage Current | V _{IO} =GND to V _{CC} CS=V _{IH} or WE=V _{IL} | luo | -10 | 10 | μА |
| Operating Supply Current | CS=V _{II} , I/O=Open Cycle=min. | l _{cc} | | 120 | mA |
| Standby Supply Current | V_{cc} =min. to max. \overline{CS} = V_{cc} -0.2V, V_{iN} <=0.2V or V_{iN} > V_{cc} -0.2V | l _{se1} | | 15 | mA |
| Standby Supply Current | CS=V _{IH} V _{cc} =min. to max. | l _{sa2} | | 25 | mA |
| Input High Voltage | | V _{IH} | 2.2 | 6.0 | ٧ |
| Input Low Voltage | | V _{IL} | -0.5*1 | 0.8 | ٧ |
| Output High Voltage | I _{oH} =-4mA | V _{oH} | 2.4 | | ٧ |
| Output Low Voltage | I _{oL} =8mA | V _{oL} | | 0.4 | ٧ |
| Peak Power-on Current *2 | V _{cc} =GND to 4.5V CS=Lower of V _{cc} or V _{IH} min. | l _{PO} | | 50 | mA |

*1 -2.0V min. for pulse width less than 8ns.

*2 The CS input should be connected to V_{cc} to keep the device deselected.




Fig. 2 - AC TEST CONDITIONS

Input Pulse Levels:

0.6V to 2.4V

• Timing Reference Levels:

• Input Pulse Rise & Fall Time: 1ns (Transient between 0.8V and 2.2V)

 $\begin{array}{ll} \text{Input:} & \text{V_{IL}=}0.8\text{V}, \, \text{V_{IH}=}2.2\text{V} \\ \text{Output:} \, \text{V_{OL}=}0.8\text{V}, \, \text{V_{OH}=}2.2\text{V} \\ \end{array}$

Output Load


| | Ú | Parameters measured | | | |
|---------|------|--|--|--|--|
| Load I | 30pF | except t _{cl.z} , t _{ol.z} , t _{ch.z} , t _{oh.z} , t _{wl.z} and t _{wh.z} | | | |
| Load II | 5pF | t _{cLZ} , t _{oLZ} , t _{cHZ} , t _{oHZ} , t _{wLZ} and t _{wHZ} | | | |

AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.) READ CYCLE

| B | | MB82 | MB82B85-15 | | MB82B85-20 | |
|---------------------------------|------------------|------|------------|-----|------------|------|
| Parameter | Symbol | Min | Max | Min | Max | Unit |
| Read Cycle Time | t _{RC} | 15 | | 20 | | ns |
| Address Access Time | t _{AA} | | 15 | | 20 | ns |
| CS Access Time | t _{acs} | | 15 | | 20 | ns |
| OE Access Time | t _{oe} | | 8 | | 10 | ns |
| Output Hold from Address Change | t _{on} | 0 | | 0 | | ns |
| Output Low-Z from CS | t _{cız} | 3 | | 3 | | ns |
| Output Low-Z from OE | t _{olz} | 3 | | 3 | | ns |
| Output High-Z from CS | 1CHZ | | 8 | | 8 | ns |
| Output High-Z from OE | юни | | 8 | | 8 | ns |
| Power Up from CS | t _{PU} | 0 | | 0 | | ns |
| Power Down from CS | t _{PD} | | 15 | | 20 | ns |

READ CYCLE TIMING DIAGRAM *1




- *1 WE is high for Read cycle. Note:
 - All Read cycle timings are referenced from the last valid address to the first transitioning address.
 Device is continuously selected, S=OE=V_L.
 Address valid prior to or coincident with S transition low.

 - *5 Transition is measured at the point of ±500mV from steady state voltage with specified Load II in Fig. 2.

WRITE CYCLE


| Parameter | Oursels at | MB82 | MB82B85-15 | | MB82B85-20 | |
|-------------------------------|------------------|------|------------|-----|------------|------|
| Parameter | Symbol | Min | Max | Min | Max | Unit |
| Write Cycle Time | t _{wc} | 15 | | 20 | | ns |
| Address Valid to End of Write | t _{AW} | 11 | | 15 | | ns |
| CS to End of Write | t _{cw} | 11 | | 15 | | ns |
| Data Setup Time | t _{ow} | 4 | | 8 | | ns |
| Data Hold Time | t _{DH} | 0 | | 0 | | ns |
| Write Pulse Width | t _{wp} | 11 | | 15 | | ns |
| Write Recovery Time | t _{we} | 0 | | 0 | | ns |
| Address Setup Time | t _{AS} | 0 | | 0 | | ns |
| Output Low-Z from WE | t _{wLZ} | 0 | | 0 | | ns |
| Output High-Z from WE | t _{whz} | | 6 | | 10 | ns |

WRITE CYCLE TIMING DIAGRAM *1



Note: *1 CS or WE must be high during address transitions.


- *2 If CS goes high simultaneously with WE high, the output remains in high impedance state.
- *3 All Read cycle timings are referenced from the last valid address to first transitioning address.
- *4 Transition measured at ±500mV from steady state voltage with specified load II in Fig. 2.
- *5 If CS, OE are in the Read Mode during this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.



Note:

- *1 CS or WE must be high during address transitions.
- 12 If CS goes high simultaneously with WE high, the output remains in high impedance state.
 3 All Read cycle timings are referenced from the last valid address to first transitioning address.
- *4 Transition measured at ±500mV from steady state voltage with specified load II in Fig. 2.
- *5 If CS, OE are in the Read Mode during this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.

PACKAGE DIMENSIONS



PACKAGE DIMENSIONS

