MEMORY Mobile FCRAMTM cmos

64M Bit (4 M word \times 16 bit)

Mobile Phone Application Specific Memory

MB82DP04183C-65L

■ DESCRIPTION

The FUJITSU MB82DP04183C is a CMOS Fast Cycle Random Access Memory (FCRAM*) with asynchronous Static Random Access Memory (SRAM) interface containing 67,108,864 storages accessible in a 16-bit format. MB82DP04183C is utilized using a FUJITSU advanced FCRAM core technology and improved integration in comparison to regular SRAM.

This MB82DP04183C is suited for mobile applications such as Cellular Handset and PDA.

*: FCRAM is a trademark of Fujitsu Limited, Japan.

■ PRODUCT LINEUP

Parameter	MB82DP04183C-65L
Access time (Max) (tce, taa)	65 ns
Active current (Max) (IDDA1)	40 mA
Standby current (Max) (IDDS1)	90 μΑ
Power down current (Max) (IDDPS)	10 μΑ

■ FEATURES

- Asynchronous SRAM Interface
- Fast Access Cycle Time: tAA = tCE = 65 ns Max
- 8 words Page Access Capability: tPAA = 20 ns Max
- Low Voltage Operating Condition : VDD = +2.6 V to +3.1 V
- Wide Operating Temperature : T_A = -30 °C to +85 °C
- Byte Control by LB and UB
- Low Power Consumption : IDDA1 = 40 mA Max

 $I_{DDS1} = 90 \, \mu A \, Max \, (T_A = +40 \, ^{\circ}C)$

• Various Power Down mode : Sleep

8M-bit Partial

16M-bit Partial

• Shipping Form : Wafer/Chip




■ PIN DESCRIPTION

Pin Name	Description
A ₂₁ to A ₀	Address Input
CE1	Chip Enable 1 (Low Active)
CE2	Chip Enable 2 (High Active)
WE	Write Enable (Low Active)
ŌĒ	Output Enable (Low Active)
LB	Lower Byte Control (Low Active)
ŪB	Upper Byte Control (Low Active)
DQ ₈ to DQ ₁	Lower Byte Data Input/Output
DQ ₁₆ to DQ ₉	Upper Byte Data Input/Output
V _{DD}	Power Supply Voltage
Vss	Ground

Note: Refer to "■ PACKAGE FOR ENGINEERING SAMPLES" for the pin description of FBGA package supply.

■ BLOCK DIAGRAM



■ FUNCTION TRUTH TABLE

Mode	CE2	CE1	WE	ŌĒ	LB	ŪB	A ₂₁ to A ₀	DQ ₈ to DQ ₁	DQ ₁₆ to DQ ₉						
Standby (Deselect)	Н	Н	Х	Х	Х	Х	Х	High-Z	High-Z						
Output Disable*1			Н	Н	X	Х	*3	High-Z	High-Z						
Output Disable (No Read)	-				Н	Н	Valid	High-Z	High-Z						
Read (Upper Byte)		L	L L	L		н		Н	L	Valid	High-Z	Output Valid			
Read (Lower Byte)							Н	"		11	_	L	Н	Valid	Output Valid
Read (Word)	Н						L	L	Valid	Output Valid	Output Valid				
No Write								Η	Н	Valid	Invalid	Invalid			
Write (Upper Byte)					H*4	Н	L	Valid	Invalid	Input Valid					
Write (Lower Byte)			_		L	Н	Valid	Input Valid	Invalid						
Write (Word)					L	L	Valid	Input Valid	Input Valid						
Power Down*2	L	Х	Х	Х	Х	Х	Х	High-Z	High-Z						

Notes : $L = V_{IL}$, $H = V_{IH}$, X can be either V_{IL} or V_{IH} , High-Z = High Impedance

^{*1 :} Should not be kept this logic condition longer than 1 µs.

^{*2 :} Power Down mode can be entered from Standby state and all DQ pins are in High-Z state. Data retention depends on the selection of Power Down Program.

Refer to "■ Power Down" for the detail.

^{*3 :} Can be either V_{IL} or V_{IH} but must be valid before Read or Write.

^{*4 :} OE can be V_L during Write operation if the following conditions are satisfied;

⁽¹⁾ Write pulse is initiated by CE1. See "(12) Read/Write Timing #1-1 (CE1 Control)" in "■ TIMING DIAGRAMS".

⁽²⁾ OE stays V_L during Write cycle.

■ POWER DOWN

Power Down

The Power Down is low power idle state controlled by CE2. CE2 Low drives the device in power down mode and maintains low power idle state as long as CE2 is kept Low. CE2 High resumes the device from power down mode.

This device has three power down modes, Sleep, 8M-bit Partial and 16M-bit Partial. These can be programmed by series of read/write operation. Each mode has following features.

Mode	Data Retention	Retention Address
Sleep (default)	No	N/A
8M-bit Partial	8M bits	000000h to 07FFFFh
16M-bit Partial	16M bits	000000h to 0FFFFFh

The default state is Sleep and it is the lowest power consumption but all data will be lost once CE2 is brought to Low for Power Down. It is not required to program to Sleep mode after power-up.

Power Down Program Sequence

The program requires total six read/write operations with unique address. Between each read/write operation requires that device be in standby mode. Following table shows the detail sequence.

Cycle #	Operation	Address	Data
1st	Read	3FFFFFh (MSB)	Read Data (RDa)
2nd	Write	3FFFFFh	RDa
3rd	Write	3FFFFFh	RDa
4th	Write	3FFFFFh	Don't care (X)
5th	Write	3FFFFFh	X
6th	Read	Address Key	Read Data (RDb)

The first cycle is to read from most significant address (MSB).

The second and third cycle are to write to MSB. If the second or third cycle is written into the different address, the program is cancelled and the data written by the second or third cycle is valid as a normal write operation. It is recommended to write back the data (RDa) read by first cycle to MSB in order to secure the data.

The forth and fifth cycle is to write to MSB. The data of forth and fifth cycle are don't-care. If the forth or fifth cycle is written into different address, the program is also cancelled but write data may not be written as normal write operation.

The last cycle is to read from specific address key for power down mode selection. And read data (RDb) is invalid. Once this program sequence is performed from a Partial mode to other Partial mode, the write data stored in memory cell array may be lost. So, it should perform this program prior to regular read/write operation if Partial power down mode is used.

Address Key

The address key has following format.

Mode	Address						
Wiode	A 21	A 20	A 19	A ₁₈ to A ₀	Binary		
Sleep (default)	1	1	1	1	3FFFFFh		
8M-bit Partial	1	0	1	1	2FFFFFh		
16M-bit Partial	1	0	0	1	27FFFFh		

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rat	Unit	
Farameter	Symbol	Min	Max	Unit
Voltage of V _{DD} Supply Relative to V _{SS} *	V _{DD}	- 0.5	+ 3.6	V
Voltage at Any Pin Relative to Vss*	VIN, VOUT	- 0.5	+ 3.6	V
Short Circuit Output Current	Іоит	- 50	+ 50	mA
Storage Temperature	Тѕтс	- 55	+ 125	°C

^{*:} All voltages are referenced to Vss.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Cumbal	Va	l lnit		
Parameter	Symbol	Min	Max	Unit	
Supply Voltage*1	V _{DD}	2.6	3.1	V	
	Vss	0	0	V	
High Level Input Voltage *1, *2	Vıн	$V_{DD} \times 0.8$	V _{DD} + 0.2	V	
Low Level Input Voltage *1, *3	VIL	- 0.3	$V_{DD} \times 0.2$	V	
Ambient Temperature	TA	- 30	+ 85	°C	

^{*1 :} All voltages are referenced to Vss.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

^{*2 :} Maximum DC voltage on input and I/O pins are V_{DD} + 0.2 V. During voltage transitions, inputs may overshoot to V_{DD} + 1.0 V for periods of up to 5 ns.

^{*3 :} Minimum DC voltage on input or I/O pins are -0.3 V. During voltage transitions, inputs may undershoot Vss to -1.0 V for periods of up to 5 ns.

■ ELECTRICAL CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.)

1. DC CHARACTERISTICS

Parameter	Symbol	ol Test conditions		Val	lue	Unit
Parameter	Symbol	rest conditions		Min	Max	Offic
Input Leakage Current	lu	$V_{SS} \leq V_{IN} \leq V_{DD}$		-1.0	+1.0	μΑ
Output Leakage Current	Іго	0 V ≤ Vо∪т ≤ Vрр, Output Disable		-1.0	+1.0	μΑ
Output High Voltage Level	Vон	V _{DD} = V _{DD} Min, I _{OH} = -0.5 mA		2.4	_	V
Output Low Voltage Level	Vol	IoL = 1 mA			0.4	V
	IDDPS	V _{DD} = V _{DD} Max,	Sleep	_	10	μΑ
VDD Power Down Current	IDDP8	VIN = VIH or VIL,	8M-bit Partial	_	80	μΑ
	I _{DDP16} CE2 ≤ 0.2 V	16M-bit Partial	_	100	μΑ	
	IDDS	$V_{DD} = V_{DD} \text{ Max}, V_{IN} = V_{IH} \text{ or } V_{IL},$ $\overline{CE}1 = CE2 = V_{IH}$		_	1.5	mA
V _{DD} Standby Current	IDDS1	$V_{DD} = V_{DD} Max$, $V_{IN} \le 0.2 V or$	T _A ≤ +85 °C		170	^
	IDDS1	$\label{eq:vdd} \begin{split} \frac{V_{\text{IN}} \geq V_{\text{DD}} - 0.2 \text{ V},}{\overline{\text{CE}} 1 = \text{CE2} \geq V_{\text{DD}} - 0.2 \text{ V}} \end{split}$	T _A ≤ +40 °C	_	90	μΑ
V _{DD} Active Current	I _{DDA1}	V _{DD} = V _{DD} Max, V _{IN} = V _{IH} or V _{IL} ,	trc/twc = Min	_	40	mA
	$t_{RC}/t_{WC} = 1 \mu s$	_	5	mA		
V _{DD} Page Read Current	Iddaз	$\frac{V_{DD} = V_{DD} \; Max, \; V_{IN} = V_{IH} \; or \; V_{IL},}{CE1 = V_{IL} \; and \; CE2 = V_{IH},}$ $I_{OUT} = 0 \; mA, \; t_{PRC} = Min$		_	10	mA

Notes: • All voltages are referenced to Vss.

- DC characteristics are measured after following Power-up timing.
- lout depends on the output load conditions.

2. AC CHARACTERISTICS

(1) READ OPERATION

Parameter	Symbol	Va	alue	Unit	Notes	
Farameter	Symbol	Min	Max	Unit	Notes	
Read Cycle Time	t RC	65	1000	ns	*1, *2	
CE1 Access Time	t ce	_	65	ns	*3	
OE Access Time	t oe	_	40	ns	*3	
Address Access Time	taa	_	65	ns	*3, *5	
LB, UB Access Time	tва	_	30	ns	*3	
Page Address Access Time	t paa	_	20	ns	*3, *6	
Page Read Cycle Time	t PRC	20	1000	ns	*1, *6, *7	
Output Data Hold Time	tон	5	_	ns	*3	
CE1 Low to Output Low-Z	t cLz	5	_	ns	*4	
OE Low to Output Low-Z	t olz	10	_	ns	*4	
LB, UB Low to Output Low-Z	t BLZ	0	_	ns	*4	
CE1 High to Output High-Z	t cHZ	_	20	ns	*3	
OE High to Output High-Z	t онz	_	14	ns	*3	
LB, UB High to Output High-Z	t BHZ	_	20	ns	*3	
Address Setup Time to CE1 Low	t asc	-6	_	ns		
Address Setup Time to OE Low	t aso	10	_	ns		
Address Invalid Time	tax	_	10	ns	*5, *8	
Address Hold Time from CE1 High	t chah	-6	_	ns	*9	
Address Hold Time from OE High	tонан	-6	_	ns		
WE High to OE Low Time for Read	t whoL	25	1000	ns	*10	
CE1 High Pulse Width	t CP	12	_	ns		

^{*1 :} Maximum value is applicable if $\overline{CE}1$ is kept at Low without change of address input of A21 to A3.

^{*2 :} Address should not be changed within minimum tRC.

^{*3 :} The output load 50 pF.

^{*4 :} The output load 5 pF.

^{*5 :} Applicable to A_{21} to A_3 when $\overline{CE}1$ is kept at Low.

^{*6 :} Applicable only to A2, A1 and A0 when CE1 is kept at Low for the page address access.

^{*7 :} In case Page Read Cycle is continued with keeping $\overline{\text{CE}}1$ stays Low, $\overline{\text{CE}}1$ must be brought to High within 4 μ s. In other words, Page Read Cycle must be closed within 4 μ s.

^{*8 :} Applicable to address access when at least two of address inputs are switched from previous state.

^{*9 :} trc(Min) and tprc(Min) must be satisfied.

^{*10:} If actual value of twhol is shorter than specified minimum values, the actual table of following Read may become longer by the amount of subtracting actual value from specified minimum value.

(2) WRITE OPERATION

Devemater	Cumbal	Va	lue	l lm:4	Notes
Parameter	Symbol	Min	Max	- Unit	Notes
Write Cycle Time	twc	65	1000	ns	*1, *2
Address Setup Time	tas	0	_	ns	*3
CE1 Write Pulse Width	tcw	40	_	ns	*3
WE Write Pulse Width	twp	40	_	ns	*3
LB, UB Write Pulse Width	t _{BW}	40	_	ns	*3
LB, UB Byte Mask Setup Time	t BS	- 5	_	ns	*4
LB, UB Byte Mask Hold Time	t вн	- 5	_	ns	*5
Write Recovery Time	twr	0	_	ns	*6
CE1 High Pulse Width	t CP	12	_	ns	
WE High Pulse Width	t whp	12	1000	ns	
LB, UB High Pulse Width	t внр	12	1000	ns	
Data Setup Time	t os	12	_	ns	
Data Hold Time	tон	0	_	ns	
OE High to CE1 Low Setup Time for Write	t ohcl	-5	_	ns	*7
OE High to Address Setup Time for Write	toes	0	_	ns	*8
LB and UB Write Pulse Overlap	t BWO	30	_	ns	

- *1: Maximum value is applicable if $\overline{CE}1$ is kept at Low without any address change.
- *2 : Minimum value must be equal or greater than the sum of write pulse (tcw, twp or tbw) and write recovery time (twr).
- *3: Write pulse is defined from High to Low transition of CE1, WE, LB or UB, whichever occurs last.
- *4 : Applicable for byte mask only. Byte mask setup time is defined to the High to Low transition of $\overline{\text{CE}}1$ or $\overline{\text{WE}}$ whichever occurs last.
- *5 : Applicable for byte mask only. Byte mask hold time is defined from the Low to High transition of $\overline{\text{CE}}1$ or $\overline{\text{WE}}$ whichever occurs first.
- *6: Write recovery is defined from Low to High transition of $\overline{CE}1$, \overline{WE} , \overline{LB} or \overline{UB} , whichever occurs first.
- *7: If \overline{OE} is Low after minimum toHCL, read cycle is initiated. In other word, \overline{OE} must be brought to High within 5 ns after $\overline{CE}1$ is brought to Low.
- *8 : If \overline{OE} is Low after new address input, read cycle is initiated. In other word, \overline{OE} must be brought to High at the same time or before new address valid.

(3) POWER DOWN PARAMETERS

Parameter	Symbol	Va	lue	Unit	Note
raiametei	Symbol	Min	Max	Oilit	NOLE
CE2 Low Setup Time for Power Down Entry	tcsp	10	_	ns	
CE2 Low Hold Time after Power Down Entry	t C2LP	65	_	ns	
CE1 High Hold Time following CE2 High after Power Down Exit [Sleep mode only]	tснн	300	_	μs	*1
CE1 High Hold Time following CE2 High after Power Down Exit [not in Sleep mode]	tсннр	70		ns	*2
CE1 High Setup Time following CE2 High after Power Down Exit	tснs	0	_	ns	*1

^{*1 :} Applicable also to power-up.


(4) OTHER TIMING PARAMETERS

Parameter	Symbol	Value		Unit	Note
raiametei	Syllibol	Min	Max	Oilit	Note
CE1 High to OE Invalid Time for Standby Entry	t cнox	10	_	ns	
CE1 High to WE Invalid Time for Standby Entry	t chwx	10	_	ns	*1
CE2 Low Hold Time after Power-up	t C2LH	50	_	μs	
CE1 High Hold Time following CE2 High after Power-up	t снн	300	_	μs	
Input Transition Time	t⊤	1	25	ns	*2

^{*1 :} Some data might be written into any address location if tchwx(Min) is not satisfied.

(5) AC TEST CONDITIONS

Description	Symbol	Test Setup	Value	Unit	Note
Input High Level	ViH	_	$V_{DD} \times 0.8$	V	
Input Low Level	VIL	_	$V_{DD} \times 0.2$	V	
Input Timing Measurement Level	Vref	_	$V_{DD} \times 0.5$	V	
Input Transition Time	tτ	Between V _I L and V _I H	5	ns	




^{*2 :} Applicable when 8M-bit and 16M-bit Partial mode is programmed.


^{*2 :} The Input Transition Time (t₁) at AC testing is 5 ns as shown in below. If actual t₁ is longer than 5 ns, it may violate AC specification of some timing parameters.

■ TIMING DIAGRAMS


(1) Read Timing #1 (Basic Timing)



(2) Read Timing #2 (OE & Address Access)





Note : This timing diagram assumes CE2 = "H" and $\overline{\text{WE}}$ = "H".



(4) Read Timing #4 (Page Address Access after CE1 Control Access) tRC Address Address Valid (A21 to A3) trc **t**PRC Address Address Valid Address Valid Address Valid Address Valid (A2 to A0) **t**PAA **t**PAA tPAA **t**CHAH CE₁ tce tchz ŌĒ $\overline{LB}, \overline{UB}$ toн ton ton toн **→** tclz DQ (Output) Valid Data Output Valid Data Output (Normal Access) (Page Access)


Note: This timing diagram assumes CE2 = "H" and $\overline{WE} = "H"$.







(7) Write Timing #2 (WE Control) twc twc Address Address Valid Address Valid ∢⊳ tohah CE₁ Low twp twR tas twp twR tas $\overline{\text{WE}}$ twhp $\overline{LB}, \overline{UB}$ toes $\overline{\text{OE}}$ tohz tos tDH tos tDH DQ (Input) Valid Data Input Valid Data Input

Note: This timing diagram assumes CE2 = "H".










(11) Write Timing #3-4 (WE, LB, UB Byte Write Control) twc twc Address Address Valid Address Valid CE₁ Low WE tBW tas tas twR twr $\overline{\mathsf{LB}}$ tBHP tos tDH tos tDH DQ8 to DQ1 Valid Data Input Valid Data Input (Input) tBWO tвw tBW tas twR tas $\overline{\mathsf{UB}}$ tBHP tDH DQ16 to DQ9 . Valid Data Input Valid Data Input (Input) Note : This timing diagram assumes CE2 = "H" and $\overline{\text{OE}}$ = "H".

(12) Read / Write Timing #1-1 (CE1 Control)







(14) Read / Write Timing #2 (OE, WE Control)



Notes : • This timing diagram assumes CE2 = "H".
• CE1 can be tied to Low for WE and OE controlled operation.






Notes: • This timing diagram assumes CE2 = "H".


• CE1 can be tied to Low for WE and OE controlled operation.

(16) Power-up Timing #1




Note : The t_{C2LH} specifies after V_{DD} reaches specified minimum level.

(17) Power-up Timing #2




Note: The tchh specifies after Vdd reaches specified minimum level and applicable to both $\overline{\text{CE}}1$ and CE2. If transition time of Vdd (from 0 V to Vdd Min) is longer than 50 ms, Power-up Timing #1 must be applied.


(18) Power Down Entry and Exit Timing



Note: This Power Down mode can be also used as a reset timing if "Power-up timing" above could not be satisfied and Power Down program was not performed prior to this reset.








- *1: The all address inputs must be High from Cycle #1 to #5.
- *2 : The address key must confirm the format specified in "■ POWER DOWN". If not, the operation and data are not guaranteed.
- *3: After top following Cycle #6, the Power Down Program is completed and returned to the normal operation.
- *4 : Byte read or write is available in addition to word read or write. At least one byte control signal (\overline{LB} or \overline{UB}) needs to be Low.

■ ORDERING INFORMATION

Part Number	Shipping Form	Remarks
MB82DP04183C-65LWFKT	Wafer	

■ PACKAGE FOR ENGINEERING SAMPLES

· Pin Assignment



Pin Description


Pin Name	Description		
A ₂₁ to A ₀	Address Input		
CE1	Chip Enable 1 (Low Active)		
CE2	Chip Enable 2 (High Active)		
WE	Write Enable (Low Active)		
ŌĒ	Output Enable (Low Active)		
LB	Lower Byte Control (Low Active)		
ŪB	Upper Byte Control (Low Active)		
DQ ₈ to DQ ₁	Lower Byte Data Input/Output		
DQ ₁₆ to DQ ₉	Upper Byte Data Input/Output		
V _{DD}	Power Supply Voltage		
Vss	Ground		
NC	No connection		


• Package Capacitance

(f = 1 MHz, $T_A = +25$ °C)

Parameter	Symbol	Test conditions	Value			Unit
			Min	Тур	Max	Oilit
Address Input Capacitance	C _{IN1}	V _{IN} = 0 V	_	_	5	pF
Control Input Capacitance	C _{IN2}	V _{IN} = 0 V	_	_	5	pF
Data Input/Output Capacitance	Cı/o	Vio = 0 V	_	_	8	pF

Package Dimension





FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

Edited Business Promotion Dept.