

MEMORY Mobile FCRAM™

CMOS

16 Mbit (1 M word × 16 bit) Mobile Phone Application Specific Memory

MB82DS01181E-70L-A

■ DESCRIPTION

MB82DS01181E is a Fast Cycle Random Access Memory (FCRAM) with asynchronous Static Random Access Memory (SRAM) interface containing 16,777,216 storages accessible in a 16-bit format. MB82DS01181E is suited for mobile applications such as Cellular Handset and PDA.

Note: FCRAM is a trademark of Fujitsu Limited, Japan.


■ FEATURES

- Asynchronous SRAM Interface
- 1 M word × 16-bit Organization
- Low-voltage Operating Conditions : $V_{DD} = +1.7 \text{ V to } +1.95 \text{ V}$
- Wide Operating Temperature : $T_A = -30 \text{ }^\circ\text{C to } +85 \text{ }^\circ\text{C}$
- Read/Write Cycle Time : $t_{RC} = t_{WC} = 80 \text{ ns Min}$
- Fast Random Access Time : $t_{AA} = t_{CE} = 70 \text{ ns Max}$
- Active current : $I_{DDA1} = 20 \text{ mA Max}$
- Standby current : $I_{DD S1} = 100 \text{ } \mu\text{A Max}$
- Power down current : $I_{DDPS} = 10 \text{ } \mu\text{A Max}$
- Byte Control
- Shipping Form : Wafer / Chip

■ PIN DESCRIPTION

| Pin Name | Description |
|-------------------------------------|---------------------------------|
| A ₁₉ to A ₀ | Address Input |
| $\overline{\text{CE}}1$ | Chip Enable 1 (Low Active) |
| CE2 | Chip Enable 2 (High Active) |
| $\overline{\text{WE}}$ | Write Enable (Low Active) |
| $\overline{\text{OE}}$ | Output Enable (Low Active) |
| $\overline{\text{LB}}$ | Lower Byte Control (Low Active) |
| $\overline{\text{UB}}$ | Upper Byte Control (Low Active) |
| DQ ₈ to DQ ₁ | Lower Byte Data Input/Output |
| DQ ₁₆ to DQ ₉ | Upper Byte Data Input/Output |
| V _{DD} | Power Supply |
| V _{SS} | Ground |

■ BLOCK DIAGRAM



■ FUNCTION TRUTH TABLE

| Mode | CE2 | $\overline{CE1}$ | \overline{WE} | \overline{OE} | \overline{LB} | \overline{UB} | A ₁₉ to A ₀ | DQ ₈ to DQ ₁ | DQ ₁₆ to DQ ₉ | I _{DD} | Data Retention | |
|------------------------------|-----|------------------|-----------------|-----------------|-----------------|-----------------|-----------------------------------|------------------------------------|-------------------------------------|------------------|----------------|------------------|
| Standby (Deselect) | H | H | X | X | X | X | X | High-Z | High-Z | I _{DDs} | Yes | |
| Output Disable* ¹ | | L | H | H | X | X | *3 | High-Z | High-Z | I _{DDA} | | |
| No Read | | | H | L | L | H | H | Valid | High-Z | | | High-Z |
| Read (Upper Byte) | | | | | | H | L | Valid | High-Z | | | Output Valid |
| Read (Lower Byte) | | | | | | L | H | Valid | Output Valid | | | High-Z |
| Read (Word) | | | | | | L | L | Valid | Output Valid | | | Output Valid |
| No Write | | | L | H | H | H | H | Valid | Invalid | | | Invalid |
| Write (Upper Byte) | | | | | | H | L | Valid | Invalid | | | Input Valid |
| Write (Lower Byte) | | | | | | L | H | Valid | Input Valid | | | Invalid |
| Write (Word) | | | | | | L | L | Valid | Input Valid | | | Input Valid |
| Power Down * ² | L | | X | X | X | X | X | X | High-Z | | High-Z | I _{DDP} |

Note : L = V_{IL}, H = V_{IH}, X can be either V_{IL} or V_{IH}, High-Z = High impedance

*1 : Should not be kept this logic condition longer than 1 μs.

*2 : Power down mode can be entered from standby state and all DQ pins are in High-Z state.

*3 : Can be either V_{IL} or V_{IH} but must be valid before read or write.

■ ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Rating | | Unit |
|------------------------------|------------------|--------|------|------|
| | | Min | Max | |
| Supply Voltage* | V _{DD} | -0.5 | +3.6 | V |
| Input Voltage* | V _{IN} | -0.5 | +3.6 | V |
| Output voltage* | V _{OUT} | -0.5 | +3.6 | V |
| Short Circuit Output Current | I _{OUT} | -50 | +50 | mA |
| Storage Temperature | T _{STG} | -55 | +125 | °C |

* : All voltages are referenced to V_{SS} = 0 V.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Value | | Unit |
|---------------------------------|-----------------|-----------------------|-----------------------|------|
| | | Min | Max | |
| Supply Voltage *1 | V _{DD} | 1.7 | 1.95 | V |
| | V _{SS} | 0 | 0 | V |
| High Level Input Voltage *1, *2 | V _{IH} | V _{DD} × 0.8 | V _{DD} + 0.2 | V |
| Low Level Input Voltage *1, *3 | V _{IL} | -0.3 | V _{DD} × 0.2 | V |
| Ambient Temperature | T _A | -30 | + 85 | °C |

*1 : All voltages are referenced to V_{SS} = 0 V.

*2 : Overshoot spec. (V_{IH (Max)} = V_{DD} + 1.0 V, pulse width ≤ 5.0 ns)

*3 : Undershoot spec. (V_{IL (Min)} = - 1.0 V, pulse width ≤ 5.0 ns)

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

MB82DS01181E-70L-A

■ PIN CAPACITANCE

(f = 1.0 MHz, T_A = +25 °C)

| Parameter | Pin name | Symbol | Conditions | Value | | | Unit |
|--------------------------|--|------------------|-----------------------|-------|-----|-----|------|
| | | | | Min | Typ | Max | |
| Input Capacitance | A ₁₉ to A ₀ | C _{IN1} | V _{IN} = 0 V | — | — | 5 | pF |
| | $\overline{CE1}, \overline{CE2}, \overline{WE}, \overline{OE}, \overline{LB}, \overline{UB}$ | C _{IN2} | V _{IN} = 0 V | — | — | 5 | pF |
| Input/Output Capacitance | DQ ₁₆ to DQ ₁ | C _{IO} | V _{IO} = 0 V | — | — | 8 | pF |

■ ELECTRICAL CHARACTERISTICS

1. DC Characteristics

(At recommended operating conditions unless otherwise noted.)

| Parameter | Symbol | Conditions | Value | | Unit | |
|------------------------------------|-------------------|--|--|------|------|----|
| | | | Min | Max | | |
| Input Leakage Current | I _{LI} | V _{SS} ≤ V _{IN} ≤ V _{DD} | -1.0 | +1.0 | μA | |
| Output Leakage Current | I _{LO} | V _{SS} ≤ V _{OUT} ≤ V _{DD} , Output High impedance | -1.0 | +1.0 | μA | |
| Output High Voltage Level | V _{OH} | V _{DD} = V _{DD} Min, I _{OH} = -0.5 mA | 1.4 | — | V | |
| Output Low Voltage Level | V _{OL} | I _{OL} = 1 mA | — | 0.4 | V | |
| V _{DD} Power Down Current | I _{DDPS} | V _{DD} = V _{DD} Max, V _{IN} = V _{IH} or V _{IL} , CE2 ≤ 0.2 V | — | 10 | μA | |
| V _{DD} Standby Current | I _{DDS} | V _{DD} = V _{DD} Max, V _{IN} = V _{IH} or V _{IL} , CE1 = CE2 = V _{IH} | — | 1 | mA | |
| | I _{DDS1} | V _{DD} = V _{DD} Max, V _{IN} ≤ 0.2 V or V _{IN} ≥ V _{DD} - 0.2 V, CE1 = CE2 ≥ V _{DD} - 0.2 V | — | 100 | μA | |
| V _{DD} Active Current | I _{DDA1} | V _{DD} = V _{DD} Max, V _{IN} = V _{IH} or V _{IL} , CE1 = V _{IL} and CE2 = V _{IH} , | t _{RC} / t _{WC} = Min | — | 20 | mA |
| | I _{DDA2} | I _{OUT} = 0 mA | t _{RC} / t _{WC} = 1 μs | — | 3.0 | |

Notes: • All voltages are referenced to V_{SS} = 0 V.

- DC Characteristics are measured after following POWER-UP timing.
- I_{OUT} depends on the output load conditions.

2. AC Characteristics

(1) Read Operation

(At recommended operating conditions unless otherwise noted.)

| Parameter | Symbol | Value | | Unit | Notes |
|---|------------|-------|------|------|--------|
| | | Min | Max | | |
| Read Cycle Time | t_{RC} | 80 | 1000 | ns | *1, *2 |
| $\overline{CE1}$ Access Time | t_{CE} | — | 70 | ns | *3 |
| \overline{OE} Access Time | t_{OE} | — | 45 | ns | *3 |
| Address Access Time | t_{AA} | — | 70 | ns | *3, *5 |
| \overline{LB} , \overline{UB} Access Time | t_{BA} | — | 30 | ns | *3 |
| Output Data Hold Time | t_{OH} | 5 | — | ns | *3 |
| $\overline{CE1}$ Low to Output Low-Z | t_{CLZ} | 5 | — | ns | *4 |
| \overline{OE} Low to Output Low-Z | t_{OLZ} | 0 | — | ns | *4 |
| \overline{LB} , \overline{UB} Low to Output Low-Z | t_{BLZ} | 0 | — | ns | *4 |
| $\overline{CE1}$ High to Output High-Z | t_{CHZ} | — | 20 | ns | *3 |
| \overline{OE} High to Output High-Z | t_{OHZ} | — | 20 | ns | *3 |
| \overline{LB} , \overline{UB} High to Output High-Z | t_{BHZ} | — | 20 | ns | *3 |
| Address Setup Time to $\overline{CE1}$ Low | t_{ASC} | -5 | — | ns | |
| Address Setup Time to \overline{OE} Low | t_{ASO} | 10 | — | ns | |
| Address Invalid Time | t_{AX} | — | 10 | ns | *5 |
| Address Hold Time from $\overline{CE1}$ High | t_{CHAH} | -5 | — | ns | *6 |
| Address Hold Time from \overline{OE} High | t_{OHAH} | -5 | — | ns | |
| \overline{WE} High to \overline{OE} Low Time for Read | t_{WHOL} | 15 | 1000 | ns | *7 |
| $\overline{CE1}$ High Pulse Width | t_{CP} | 15 | — | ns | |

*1 : Maximum value is applicable if $\overline{CE1}$ is kept at Low without any address change.

*2 : Address should not be changed within minimum t_{RC} .

*3 : The output load 50 pF with 50 Ω termination to $V_{DD} \times 0.5$ V.

*4 : The output load 5 pF without any other load.

*5 : Applicable when $\overline{CE1}$ is kept at Low.

*6 : t_{RC} (Min) must be satisfied.

*7 : If the actual value of t_{WHOL} is shorter than specified minimum value, the actual t_{AA} of following Read may become longer by the amount of subtracting actual value from specified minimum value.

Note : AC characteristics are measured after following power-up timing.

(2) Write Operation

(At recommended operating conditions unless otherwise noted.)

| Parameter | Symbol | Value | | Unit | Notes |
|---|------------|-------|------|------|--------|
| | | Min | Max | | |
| Write Cycle Time | t_{WC} | 80 | 1000 | ns | *1, *2 |
| Address Setup Time | t_{AS} | 0 | — | ns | *2 |
| $\overline{CE1}$ Write Pulse Width | t_{CW} | 45 | — | ns | *3 |
| \overline{WE} Write Pulse Width | t_{WP} | 45 | — | ns | *3 |
| \overline{LB} , \overline{UB} Write Pulse Width | t_{BW} | 45 | — | ns | *3 |
| \overline{LB} , \overline{UB} Byte Mask Setup Time | t_{BS} | -5 | — | ns | *4 |
| \overline{LB} , \overline{UB} Byte Mask Hold Time | t_{BH} | -5 | — | ns | *5 |
| Write Recovery Time | t_{WR} | 0 | — | ns | *6 |
| $\overline{CE1}$ High Pulse Width | t_{CP} | 15 | — | ns | |
| \overline{WE} High Pulse Width | t_{WHP} | 15 | 1000 | ns | |
| \overline{LB} , \overline{UB} High Pulse Width | t_{BHP} | 15 | 1000 | ns | |
| Data Setup Time | t_{DS} | 20 | — | ns | |
| Data Hold Time | t_{DH} | 0 | — | ns | |
| \overline{OE} High to $\overline{CE1}$ Low Setup Time for Write | t_{OHCL} | -5 | — | ns | *7 |
| \overline{OE} High to Address Setup Time for Write | t_{OES} | 0 | — | ns | *8 |
| \overline{LB} and \overline{UB} Write Pulse Overlap | t_{BWO} | 20 | — | ns | |

*1 : Maximum value is applicable if $\overline{CE1}$ is kept at Low without any address change.

*2 : Minimum value must be equal or greater than the sum of write pulse width (t_{CW} , t_{WP} or t_{BW}) and write recovery time (t_{WR}).

*3 : Write pulse width is defined from High to Low transition of $\overline{CE1}$, \overline{WE} , \overline{LB} or \overline{UB} , whichever occurs last.

*4 : Applicable for byte mask only. Byte mask setup time is defined to the High to Low transition of $\overline{CE1}$ or \overline{WE} whichever occurs last.

*5 : Applicable for byte mask only. Byte mask hold time is defined from the Low to High transition of $\overline{CE1}$ or \overline{WE} whichever occurs first.

*6 : Write recovery time is defined from Low to High transition of $\overline{CE1}$, \overline{WE} , \overline{LB} or \overline{UB} , whichever occurs first.

*7 : If \overline{OE} is Low after minimum t_{OHCL} , read cycle is initiated. In other words, \overline{OE} must be brought to High within 5 ns after $\overline{CE1}$ is brought to Low. Once read cycle is initiated, new write pulse should be input after minimum t_{RC} is met.

*8 : If \overline{OE} is Low after new address input, read cycle is initiated. In other words, \overline{OE} must be brought to High at the same time or before new address valid. Once read cycle is initiated, new write pulse should be input after minimum t_{RC} is met.

Note : AC Characteristics are measured after following POWER-UP timing.

(3) Power Down Parameters

(At recommended operating conditions unless otherwise noted.)

| Parameter | Symbol | Value | | Unit | Notes |
|--|-------------------|-------|-----|------|-------|
| | | Min | Max | | |
| CE2 Low Setup Time for Power Down Entry | t _{CSP} | 10 | — | ns | |
| CE2 Low Hold Time after Power Down Entry | t _{C2LP} | 80 | — | ns | |
| $\overline{CE1}$ High Hold Time following CE2 High after Power Down Exit [SLEEP mode only] | t _{CHH} | 300 | — | μs | * |
| $\overline{CE1}$ High Setup Time following CE2 High after Power Down Exit | t _{CHS} | 0 | — | ns | |

* : Applicable also to power-up.

(4) Other Timing Parameters

(At recommended operating conditions unless otherwise noted.)

| Parameter | Symbol | Value | | Unit | Notes |
|---|-------------------|-------|-----|------|-------|
| | | Min | Max | | |
| $\overline{CE1}$ High to \overline{OE} Invalid Time for Standby Entry | t _{CHOX} | 10 | — | ns | |
| $\overline{CE1}$ High to \overline{WE} Invalid Time for Standby Entry | t _{CHWX} | 10 | — | ns | *1 |
| $\overline{CE1}$ High Hold Time following CE2 High after Power-up | t _{CHH} | 300 | — | μs | |
| Input Transition Time | t _T | 1 | 25 | ns | *2 |


*1: Some data might be written into any address location if t_{CHWX} (Min) is not satisfied.

*2: The Input Transition Time (t_T) at AC testing is 5 ns as shown in below. If actual t_T is longer than 5 ns, it may violate AC specifications of some timing parameters.

(5) AC Test Conditions


| Parameter | Symbol | Conditions | Measured Value | Unit | Notes |
|--------------------------------|------------------|---|-----------------------|------|-------|
| Input High Level | V _{IH} | — | V _{DD} × 0.8 | V | |
| Input Low level | V _{IL} | — | V _{DD} × 0.2 | V | |
| Input Timing Measurement Level | V _{REF} | — | V _{DD} × 0.5 | V | |
| Input Transition Time | t _T | Between V _{IL} and V _{IH} | 5 | ns | |

(6) AC Measurement Output Load Circuit




■ TIMING DIAGRAM


1. READ Timing 1 (Basic Timing)



2. READ Timing 2 (\overline{OE} & Address Access)




3. READ Timing 3 ($\overline{\text{LB}}$, $\overline{\text{UB}}$ Byte Access)




Note : This timing diagram assumes $\text{CE2} = \text{"H"}$ and $\overline{\text{WE}} = \text{"H"}$.

4. WRITE Timing 1 (Basic Timing)




Note : This timing diagram assumes $\text{CE2} = \text{"H"}$.

5. WRITE Timing 2 (\overline{WE} Control)




Note : This timing diagram assumes $CE2 = "H"$.

6. WRITE Timing 3-1 ($\overline{WE}, \overline{LB}, \overline{UB}$ Byte Write Control)




Note : This timing diagram assumes $CE2 = "H"$ and $\overline{OE} = "H"$.

7. WRITE Timing 3-2 (\overline{WE} , \overline{LB} , \overline{UB} Byte Write Control)




Note : This timing diagram assumes $CE2 = "H"$ and $\overline{OE} = "H"$.

8. WRITE Timing 3-3 (\overline{WE} , \overline{LB} , \overline{UB} Byte Write Control)




Note : This timing diagram assumes $CE2 = "H"$ and $\overline{OE} = "H"$.

9. WRITE Timing 3-4 (\overline{WE} , \overline{LB} , \overline{UB} Byte Write Control)




Note : This timing diagram assumes $CE2 = "H"$ and $\overline{OE} = "H"$.

10. READ/WRITE Timing 1-1 ($\overline{CE1}$ Control)




Note : This timing diagram assumes $CE2 = "H"$.
Write address is valid from either $\overline{CE1}$ or \overline{WE} of last falling edge.

11. READ/WRITE Timing 1-2 ($\overline{CE1}$, \overline{WE} , \overline{OE} Control)




Note : This timing diagram assumes $CE2 = "H"$.
 \overline{OE} can be fixed Low during write operation if it is $\overline{CE1}$ controlled write at Read-Write-Read sequence.

12. READ/WRITE Timing 2 (\overline{OE} , \overline{WE} Control)




Note : This timing diagram assumes $CE2 = "H"$.
 $\overline{CE1}$ can be tied to Low for \overline{WE} and \overline{OE} controlled operation.

13. READ/WRITE Timing 3 (\overline{OE} , \overline{WE} , \overline{LB} , \overline{UB} Control)




Note : This timing diagram assumes $CE2 = "H"$.
 $\overline{CE1}$ can be tied to Low for \overline{WE} and \overline{OE} controlled operation.

14. POWER-UP Timing




Note : t_{CHH} specifies after V_{DD} reaches specified minimum level and applicable to both $\overline{CE1}$ and $\overline{CE2}$.

15. POWER DOWN Entry and Exit Timing



Note : This Power Down mode can be also used as a reset timing if POWER-UP timing above could not be satisfied and Power Down program was not performed prior to this reset.

16. Standby Entry Timing after Read or Write



Note : Both t_{CHOX} and t_{CHWX} define the earliest entry timing for Standby mode.
If either of timing is not satisfied, it takes t_{RC} (Min) period for Standby mode from $\overline{CE1}$ Low to High transition.

MB82DS01181E-70L-A

■ BONDING PAD INFORMATION

Please contact local FUJITSU representative for pad layout and pad coordinate information.

■ ORDERING INFORMATION

| Part Number | Shipping Form | Remarks |
|----------------------|---------------|---------|
| MB82DS01181E-70LWT-A | Wafer | |

FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.