SPANSION™ MCP

Data Sheet



September 2003

This document specifies SPANSION[™] memory products that are now offered by both Advanced Micro Devices and Fujitsu. Although the document is marked with the name of the company that originally developed the specification, these products will be offered to customers of both AMD and Fujitsu.

Continuity of Specifications

There is no change to this datasheet as a result of offering the device as a SPANSION[™] product. Future routine revisions will occur when appropriate, and changes will be noted in a revision summary.

Continuity of Ordering Part Numbers

AMD and Fujitsu continue to support existing part numbers beginning with "Am" and "MBM". To order these products, please use only the Ordering Part Numbers listed in this document.

For More Information

Please contact your local AMD or Fujitsu sales office for additional information about SPANSION[™] memory solutions.





Stacked MCP (Multi-Chip Package) FLASH MEMORY & FCRAM cmos

64 M (\times 16) FLASH MEMORY & 16 M (\times 16) Mobile FCRAMTM

MB84VD23381FJ-80

■ FEATURES

- Power Supply Voltage of 2.7 V to 3.1 V
- High Performance
 70 ns maximum access time (Flash)
 80 ns maximum access time (FCRAM)
- Operating Temperature
 -30 °C to +85 °C
- Package 65-ball FBGA


(Continued)

■ PRODUCT LINEUP

	Flash Memory	FCRAM
Power Supply Voltage (V)	$Vccf^* = 2.7 V to 3.1 V$	$Vccr^* = 2.7 V to 3.1 V$
Max Address Access Time (ns)	70	80
Max CE Access Time (ns)	70	80
Max OE Access Time (ns)	30	40

^{*:} Both Vccf and Vccr must be the same level when either part is being accessed.

■ PACKAGE





(Continued)

1. FLASH MEMORY

- 0.17 μm Process Technology
- Simultaneous Read/Write Operations (Dual Bank)
- FlexBank™¹¹

Bank A: 8 Mbit (8 KB \times 8 and 64 KB \times 15)

Bank B : 24 Mbit (64 KB \times 48) Bank C : 24 Mbit (64 KB \times 48)

Bank D: 8 Mbit (8 KB \times 8 and 64 KB \times 15)

Two virtual Banks are chosen from the combination of four physical banks

Host system can program or erase in one bank, and then read immediately and simultaneously from the other bank with zero latency between read and write operations.

Read-while-erase Read-while-program

• Single 3.0 V Read, Program, and Erase

Minimized system level power requirements

- Minimum 100,000 Program/Erase Cycles
- Sector Erase Architecture

Sixteen 4 Kword and one hundred twenty-six 32 Kword sectors in word.

Any combination of sectors can be concurrently erased. It also supports full chip erase.

• HiddenROM Region

256 byte of HiddenROM, accessible through a new "HiddenROM Enable" command sequence Factory serialized and protected to provide a secure electronic serial number (ESN)

• WP/ACC Input Pin

At V_{IL} , allows protection of "outermost" 2×8 Kbytes on both ends of boot sectors, regardless of sector protection/unprotection status

At VIH, allows removal of boot sector protection

At V_{ACC}, increases program performance

Embedded Erase^{™2} Algorithms

Automatically preprograms and erases the chip or any sector

• Embedded Program^{™2} Algorithms

Automatically writes and verifies data at specified address

- Data Polling and Toggle Bit Feature for Detection of Program or Erase Cycle Completion
- Ready/Busy Output (RY/BY)

Hardware method for detection of program or erase cycle completion

Automatic Sleep Mode

When addresses remain stable, the device automatically switches itself to low power mode.

- Low Vccf Write Inhibit ≤ 2.5 V
- Program Suspend/Resume

Suspends the program operation to allow a read in another byte

• Erase Suspend/Resume

Suspends the erase operation to allow a read data and/or program in another sector within the same device

• Please Refer to "MBM29DL64DF" Datasheet in Detailed Function

(Continued)

2. FCRAMTM*3


• Power Dissipation

Operating : 20 mA Max Standby : 70 µA Max Power Down : 10 µA Max

• Power Down Control by CE2r

- Byte Write Control : \overline{LB} (DQ7 to DQ0) , \overline{UB} (DQ15 to DQ8)
- 4 words Address Access Capability.
- *1: FlexBank™ is a trademark of Fujitsu Limited, Japan.
- *2: Embedded Erase™ and Embedded Program™ are trademarks of Advanced Micro Devices, Inc.
- *3: FCRAM™ is a trademark of Fujitsu Limited, Japan.


■ PIN ASSIGNMENT



■ PIN DESCRIPTION

Pin Name	Function	Input/Output
A ₁₉ to A ₀	Address Inputs (Common)	1
A ₂₁ , A ₂₀	Address Inputs (Flash)	I
DQ ₁₅ to DQ ₀	Data Inputs/Outputs (Common)	I/O
CEf	Chip Enable (Flash)	I
CE1r	Chip Enable (FCRAM)	I
CE2r	Chip Enable (FCRAM)	I
ŌĒ	Output Enable (Common)	I
WE	Write Enable (Common)	I
RY/BY	Ready/Busy Outputs (Flash) Open Drain Output	0
ŪB	Upper Byte Control (FCRAM)	I
LB	Lower Byte Control (FCRAM)	I
RESET	Hardware Reset Pin/Sector Protection Unlock (Flash)	I
WP/ACC	Write Protect/Acceleration (Flash)	I
N.C.	No Internal Connection	_
Vss	Device Ground (Common)	Power
Vccf	Device Power Supply (Flash)	Power
Vccr	Device Power Supply (FCRAM)	Power

■ BLOCK DIAGRAM



■ DEVICE BUS OPERATIONS

User Bus Operations

Operation *1, *2	CEf	CE1r	CE2r	ΟE	WE	LB	UB	DQ7 to DQ0	DQ ₁₅ to DQ ₈	RESET	WP/ACC*7
Full Standby	Н	Н	Н	Χ	Х	Х	Х	High-Z	High-Z	Н	Х
Output Disable *3	Н	L	Х	Н	Н	Х	Х	High-Z	High-Z	Н	Х
Output Disable	L	Н	Х	Н	Н	Х	Х	High-Z	High-Z		^
Read from Flash *4	L	Н	Х	L	Н	Х	Х	D оит	D ouт	Н	Х
Write to Flash	L	Н	Х	Н	L	Х	Х	Din	Din	Н	Х
Read from FCRAM *5	Н	L	Н	L	Н	Х	Χ	D оит	D ouт	Н	Х
	Н			Н		L	L	Din	Din		Х
Write to FCRAM		L	Н		L	Н	L	High-Z	Din	Н	
						L	Ι	Din	High-Z		
Temporary Sector Group Unprotection *6	Х	х	Х	Х	Х	Х	Х	Х	Х	VID	Х
Flash Hardware Reset	Х	Н	Н	Х	Х	Х	Х	High-Z	High-Z	L	Х
Boot Block Sector Write Protection	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	L
FCRAM Power Down*8	Χ	Х	L	Χ	Χ	Χ	Χ	Х	Х	Х	Х

Legend : $L = V_{IL}$, $H = V_{IH}$, $X = V_{IL}$ or V_{IH} . See DC Characteristics for voltage levels.

^{*1:} Other operations except for this indicated table are prohibited.

^{*2:} Do not apply $\overline{CE}f = V_{IL}$, $\overline{CE1}r = V_{IL}$ and $CE2r = V_{IH}$ all at once.

 $^{^*}$ 3: FCRAM Output Disable condition should not be kept longer than 1 μ s.

^{*4:} $\overline{\text{WE}}$ can be V_{IL} if $\overline{\text{OE}}$ is V_{IL} , $\overline{\text{OE}}$ at V_{IH} initiates the write operations.

^{*5:} FCRAM Byte control at Read operation is not supported.

^{*6:} It is also used for the extended sector group protections.

^{*7:} Protect "outermost" 2 × 8 Kbytes (4 words) on both ends of the boot block sectors.

^{*8:} Power Down mode can be entered from Standby state and all DQ pins are in High-Z state.

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rat	ing	Unit
Farameter	Symbol	Min	Max	Offic
Storage Temperature	Tstg	– 55	+125	°C
Ambient Temperature with Power Applied	TA	-30	+85	°C
Voltage with Respect to Ground All pins *1	Vin	-0.3	Vccf + 0.3	V
Voltage with Respect to Ground All pins	Vоит	-0.3	Vccr + 0.3	V
Vccf Supply *1	Vccf	-0.2	+3.6	V
Vccr Supply *1	Vccr	-0.2	+3.6	V
RESET *2	Vin	-0.5	+13.0	V
WP/ACC *3	Vin	-0.5	+10.5	V

- *1: Minimum DC voltage on input or I/O pins is -0.3 V. During voltage transitions, input or I/O pins may undershoot Vss to -1.0 V for periods of up to 20 ns. Maximum DC voltage on input or I/O pins is Vccf+0.3 V or Vccr+0.3 V. During voltage transitions, input or I/O pins may overshoot to Vccf+1.0 V or Vccr+1.0 V for periods of up to 5 ns.
- *2: Minimum DC input voltage on RESET pin is -0.5 V. During voltage transitions, RESET pin may undershoot Vss to -2.0 V for periods of up to 20 ns.
 - Voltage difference between input and supply voltage (V_{IN}-V_{CC}f or V_{CC}r) does not exceed 9.0 V. Maximum DC input voltage on RESET pin is +13.0 V which may overshoot to +14.0 V for periods of up to 20 ns.
- *3: Minimum DC input voltage on WP/ACC pin is -0.5 V. During voltage transitions, WP/ACC pin may undershoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC input voltage on WP/ACC pin is +10.5 V which may overshoot to +10.5 V for periods of up to 20 ns, when Vccf is applied.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Va	Unit		
raiametei	Symbol	Min	Max	Onit	
Ambient Temperature	TA	-30	+85	°C	
Vccf Supply Voltages	Vccf	+2.7	+3.1	V	
Vccr Supply Voltages	Vccr	+2.7	+3.1	V	

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

■ ELECTRICAL CHARACTERISTICS

1. DC Characteristics*1,*2,*3

D (T (0 111			Value		
Parameter	Symbol	Test Condit	ions	Min	Тур	Max	- Unit
Input Leakage Current	lu	Vin = Vss to Vccf, Vccr	/IN = Vss to Vccf, Vccr				μΑ
Output Leakage Current	ILO	Vout = Vss to Vccf, Vccr		-1.0	_	+1.0	μΑ
RESET Inputs Leakage Current	Інт	Vccf = Vccf Max, RESET = 12.5 V		_	1	35	μA
Flash Vcc Active Current (Read) *4	lcc ₁ f	$\overline{CE}f = V_{IL}, \overline{OE} = V_{IH}$	tcycle = 5 MHz tcycle = 1 MHz			18 4	mA mA
Flash Vcc Active Current (Program/Erase) *5	lcc2f	$\overline{CE}f = V_{IL}, \overline{OE} = V_{IH}$		_	_	35	mA
Flash Vcc Active Current (Read-While-Program) *6	lcc3f	CEf = VIL, OE = VIH		_	_	53	mA
Flash Vcc Active Current (Read-While-Erase) *8	Icc4f	CEf = VIL, OE = VIH		_	_	53	mA
Flash Vcc Active Current (Erase-Suspend-Program)*8	Icc5f	CEf = VIL, OE = VIH		_	_	40	mA
WP/ACC Acceleration Program Current	Iacc	Vccf = Vccf Max, WP/ACC = Vacc Max		_	_	20	mA
		Vccr = Vccr Max,	trc / twc = Min	_	15	20	
FCRAM Vcc Active Current	lcc1r	$\overline{CE1r} = V_{IL}$, $CE2r = V_{IH}$, $V_{IN} = V_{IH}$ or V_{IL} , $I_{OUT} = 0$ mA	trc / twc = 1 μs	_	2.5	3.0	mA
Flash Vcc Standby Current	I _{SB1} f		/ccf ± 0.3 V,	_	1	5	μΑ
Flash Vcc Standby Current (RESET)	I _{SB2} f	Vccf = Vccf Max, RESET WP/ACC = Vccf ± 0.3 V	$=$ Vss \pm 0.3 V,	_	1	5	μΑ
Flash Vcc Curren t (Automatic Sleep Mode) *6	Is _{B3} f			_	1	5	μА
FCRAM Vcc Standby Current	IsBr	Vccr = Vccr Max, $\overline{CE1}$ r = Vin = Vih or Vil, lout = 0 n		_	0.5	1	mA
FCRAM Vcc Standby Current	I _{SB1} r	Vccr = Vccr Max, $\overline{CE1}r \ge$ CE2r \ge Vccr $-$ 0.2V, Vin \le 0.2 V or Vin \ge Vccr $-$ lout = 0 mA	_	_	70	μΑ	
FCRAM Vcc Standby Current *9	Is _{B2} r	Vccr = Vccr Max, CE1r ≥ CE2r ≥ Vccr − 0.2V, Vin Cycle time = trc Min,	_	_	5	mA	
FCRAM Vcc Power Down Current	lpdr	Vccr = Vccr Max, Vin ≥ Vccf - 0.2 V or Vin : CE2r ≤ 0.2V, lout = 0 mA	·	_	_	10	μΑ

Parameter	Symbol	Test Conditions			Value		Unit
rarameter	Symbol	rest Conditions		Min	Тур	Max	Ollit
Input Low Level	VIL	_		-0.3	_	0.5	V
Input High Level	VIH	_	Flash	2.0		Vccf+0.3	V
Imput riigir Level	VIH	_	FCRAM	2.2	_	Vccr+0.3	V
Voltage for Autoselect and Sector Protection (RESET) *7	VID	_		11.5		12.5	V
Voltage for WP/ACC Sector Protection/Unprotection and Program Acceleration	Vacc	_		8.5	9.0	9.5	V
FCRAM Output Low Level	Vol	Vccr = Vccr Min, IoL =1.0 mA		_	_	0.4	V
FCRAM Output High Level	Vон	Vccr = Vccr Min, Iон = -0.5 mA		2.2	_	_	V
Flash Output Low Level	Vol	Vccf = Vccf Min, IoL = 4.0 mA		_		0.45	V
Flash Output High Level	Vон	Vccf = Vccf Min, Iон = -0.1 mA		Vccf-0.4	_		V
Flash Low Vcc Lock-Out Voltage	VLKO	_		2.3	2.4	2.5	V

^{*1 :} All voltage are referenced to Vss.

^{*2 :} FCRAM DC characteristics are measured after following POWER-UP timing.

^{*3:} lout depends on the output load conditions.

^{*4 :} The Icc current listed includes both the DC operating current and the frequency dependent component.

^{*5 :} Icc active while Embedded Algorithm (program or erase) is in progress.

^{*6 :} Automatic sleep mode enables the low power mode when address remain stable for 150 ns.

^{*7 :} Applicable for only Vcc applying.


^{*8 :} Embedded Algorithm (program or erase) is in progress. (@5 MHz)

^{*9 :} IsB2r depends on VIN cycle time. Please refer to ■ APPENDIX A.

2. AC Characteristics

• CE Timing


Parameter	Syn	nbol	Condition	Value	Unit	
Farameter	JEDEC Standard		Condition	Min	Offic	
CE Recover Time	_	tccr	_	0	ns	
CE Hold Time	_	t chold	_	3	ns	
CE1r High to WE Invalid time for Standby Entry	_	t chwx	_	20	ns	



■ 64 M FLASH MEMORY CHARACTERISTICS for MCP

FLEXIBLE SECTOR-ERASE ARCHITECTURE on FLASH MEMORY

- Sixteen 4K words, and one hundred twenty-six 32 K words.
- Individual-sector, multiple-sector, or bulk-erase capability.



FlexBank™ Architecture

Bank		Bank 1	Bank 2				
Splits	Volume	Combination	Volume	Combination			
1	8 Mbit	Bank A	56 Mbit	Remainder (Bank B, C, D)			
2	24 Mbit	Bank B	40 Mbit	Remainder (Bank A, C, D)			
3	24 Mbit	Bank C	40 Mbit	Remainder (Bank A, B, D)			
4	8 Mbit	Bank D	56 Mbit	Remainder (Bank A, B, C)			

Example of Virtual Banks Combination

Bank		Ba	nk 1		Ва	ank 2
Splits	Volume	Combination	Sector Size	Volume	Combination	Sector Size
					Bank B	
			8 × 8 Kbyte/4 Kword		+	8 × 8 Kbyte/4 Kword
1	8 Mbit	Bank A	+	56 Mbit	Bank C	+
			15 × 64 Kbyte/32 Kword		+	111 × 64 Kbyte/32 Kword
					Bank D	
		Bank A	16 × 8 Kbyte/4 Kword		Bank B	
2	16 Mbit	+	+	48 Mbit	+	96 × 64 Kbyte/32 Kword
		Bank D	30 × 64 Kbyte/32 Kword		Bank C	
					Bank A	
					+	16 × 8 Kbyte/4 Kword
3	24 Mbit	Bank B	48 × 64 Kbyte/32 Kword	40 Mbit	Bank C	+
					+	78 × 64 Kbyte/32 Kword
					Bank D	
		Bank A	8 × 8 Kbyte/4 Kword		Bank C	8 × 8 Kbyte/4 Kword
4	32 Mbit	+	+	32 Mbit	+	+
		Bank B	63 × 64 Kbyte/32 Kword		Bank D	63 × 64 Kbyte/32 Kword

Note: When multiple sector erase over several banks is operated, the system cannot read out of the bank to which a sector being erased belongs. For example, suppose that erasing is taking place at both Bank A and Bank B, neither Bank A nor Bank B is read out (they would output the sequence flag once they were selected.)

Meanwhile the system would get to read from either Bank C or Bank D.

Simultaneous Operation

Case	Bank 1 Status	Bank 2 Status
1	Read mode	Read mode
2	Read mode	Autoselect mode
3	Read mode	Program mode
4	Read mode	Erase mode *
5	Autoselect mode	Read mode
6	Program mode	Read mode
7	Erase mode *	Read mode

^{*:} By writing erase suspend command on the bank address of sector being erased, the erase operation gets suspended so that it enables reading from or programming the remaining sectors.

Note: Bank 1 and Bank 2 are divided for the sake of convenience at Simultaneous Operation. Actually, the Bank consists of 4 banks, Bank A, Bank B, BankC and Bank D. Bank Address (BA) meant to specify each of the Banks.

Sector Address Tables

					S	ector /	Addres	SS				Address Range
Bank	Sector	Ban	k Add	ress								Word Modo
		A 21	A ₂₀	A 19	A 18	A 17	A 16	A 15	A 14	A 13	A 12	Word Mode
	SA0	0	0	0	0	0	0	0	0	0	0	000000h to 000FFFh
	SA1	0	0	0	0	0	0	0	0	0	1	001000h to 001FFFh
	SA2	0	0	0	0	0	0	0	0	1	0	002000h to 002FFFh
	SA3	0	0	0	0	0	0	0	0	1	1	003000h to 003FFFh
	SA4	0	0	0	0	0	0	0	1	0	0	004000h to 004FFFh
	SA5	0	0	0	0	0	0	0	1	0	1	005000h to 005FFFh
	SA6	0	0	0	0	0	0	0	1	1	0	006000h to 006FFFh
	SA7	0	0	0	0	0	0	0	1	1	1	007000h to 007FFFh
	SA8	0	0	0	0	0	0	1	Х	Х	Χ	008000h to 00FFFFh
	SA9	0	0	0	0	0	1	0	Х	Х	Χ	010000h to 017FFFh
	SA10	0	0	0	0	0	1	1	Х	Х	Х	018000h to 01FFFFh
Bank A	SA11	0	0	0	0	1	0	0	Х	Х	Х	020000h to 027FFFh
	SA12	0	0	0	0	1	0	1	Х	Х	Χ	028000h to 02FFFFh
	SA13	0	0	0	0	1	1	0	Х	X	Х	030000h to 037FFFh
	SA14	0	0	0	0	1	1	1	Х	Х	Χ	038000h to 03FFFFh
	SA15	0	0	0	1	0	0	0	Х	Х	Χ	040000h to 047FFFh
	SA16	0	0	0	1	0	0	1	Х	Х	Χ	048000h to 04FFFFh
	SA17	0	0	0	1	0	1	0	Х	Х	Χ	050000h to 057FFFh
	SA18	0	0	0	1	0	1	1	Х	Х	Х	058000h to 05FFFFh
	SA19	0	0	0	1	1	0	0	Х	Х	X	060000h to 067FFFh
	SA20	0	0	0	1	1	0	1	Х	Х	Х	068000h to 06FFFFh
	SA21	0	0	0	1	1	1	0	Х	Х	Х	070000h to 077FFFh
	SA22	0	0	0	1	1	1	1	Х	Х	Х	078000h to 07FFFFh

(Continued)

	Sector Address											Address Range	
Bank	Sector	Ban	k Add	ress									
Dank	000101	A ₂₁	A ₂₀	A 19	A 18	A 17	A 16	A 15	A 14	A 13	A 12	Word Mode	
	SA23	0	0	1	0	0	0	0	Х	Х	Х	080000h to 087FFFh	
	SA24	0	0	1	0	0	0	1	Х	Х	Х	088000h to 08FFFFh	
	SA25	0	0	1	0	0	1	0	Х	Х	Х	090000h to 097FFFh	
	SA26	0	0	1	0	0	1	1	Х	Х	Х	098000h to 09FFFFh	
	SA27	0	0	1	0	1	0	0	Х	Х	Х	0A0000h to 0A7FFFh	
	SA28	0	0	1	0	1	0	1	Х	Х	Х	0A8000h to 0AFFFFh	
	SA29	0	0	1	0	1	1	0	Х	Х	Х	0B0000h to 0B7FFFh	
	SA30	0	0	1	0	1	1	1	Х	Х	Х	0B8000h to 0BFFFFh	
	SA31	0	0	1	1	0	0	0	Х	Х	Х	0C0000h to 0C7FFFh	
	SA32	0	0	1	1	0	0	1	Х	Х	Х	0C8000h to 0CFFFFh	
	SA33	0	0	1	1	0	1	0	Х	Х	Х	0D0000h to 0D7FFFh	
	SA34	0	0	1	1	0	1	1	Х	Х	Х	0D8000h to 0DFFFFh	
	SA35	0	0	1	1	1	0	0	Х	Х	Х	0E0000h to 0E7FFFh	
	SA36	0	0	1	1	1	0	1	Х	Х	Х	0E8000h to 0EFFFFh	
	SA37	0	0	1	1	1	1	0	Х	Х	Х	0F0000h to 0F7FFFh	
	SA38	0	0	1	1	1	1	1	Х	Х	Х	0F8000h to 0FFFFFh	
	SA39	0	1	0	0	0	0	0	Х	Х	Х	100000h to 107FFFh	
	SA40	0	1	0	0	0	0	1	Х	Х	Х	108000h to 10FFFFh	
	SA41	0	1	0	0	0	1	0	Х	Х	Х	110000h to 117FFFh	
	SA42	0	1	0	0	0	1	1	Х	Х	Х	118000h to 11FFFFh	
•	SA43	0	1	0	0	1	0	0	X	X	X	120000h to 127FFFh	
	SA44	0	1	0	0	1	0	1	Х	Х	Х	128000h to 12FFFFh	
	SA45	0	1	0	0	1	1	0	X	X	X	130000h to 137FFFh	
	SA46	0	1	0	0	1	1	1	X	X	X	138000h to 13FFFFh	
Bank B	SA47	0	1	0	1	0	0	0	X	X	X	140000h to 147FFFh	
	SA48	0	1	0	1	0	0	1	X	X	X	148000h to 14FFFFh	
	SA49	0	1	0	1	0	1	0	X	X	X	150000h to 157FFFh	
	SA50	0	1	0	1	0	1	1	X	X	X	158000h to 15FFFFh	
	SA51	0	1	0	1	1	0	0	X	X	X	160000h to 167FFFh	
	SA52	0	1	0	1	1	0	1	X	X	X	168000h to 16FFFFh	
	SA53	0	1	0	1	1	1	0	X	X	X	170000h to 177FFFh	
	SA54	0	1	0	1	1	1	1	X	X	X	178000h to 17FFFFh	
	SA55	0	1	1	0	0	0	0	X	X	X	180000h to 187FFFh	
	SA56	0	1	1	0	0	0	1	X	X	X	188000h to 18FFFFh	
	SA57	0	1	1	0	0	1	0	X	X	X	190000h to 197FFFh	
	SA58	0	1	1	0	0	1	1	X	X	X	198000h to 19FFFFh	
	SA59	0	1	1	0	1	0	0	X	X	X	1A0000h to 1A7FFFh	
	SA60	0	1	1	0	1	0	1	X	X	X	1A8000h to 1AFFFFh	
	SA61	0	1	1	0	1	1	0	X	X	X	1B0000h to 1B7FFFh	
	SA62	0	1	1	0	1	1	1	X	X	X	1B8000h to 1BFFFFh	
	SA62 SA63	0	1	1	1	0	0	0	X	X	X	1C0000h to 1C7FFFh	
	SA63 SA64	0	1	1	1	0	0	1	X	X	X	1C8000h to 1CFFFFh	
	SA65	0	1	1	1	0	1	0	X	X	X	1D0000h to 1D7FFFh	
	SA65 SA66	0	1	1	1	0	1	1	X	X	X	1D8000h to 1DFFFFh	
	SA67	0	1	1	1	1	0	0	X	X	X	1E0000h to 1E7FFFh	
		0	1	1	1	1	0	1	X	X	X	1E8000h to 1EFFFFh	
	SA68 SA69	0	1	1	1	1		0	X	X	X	1F0000h to 1F7FFFh	
	SA69 SA70	0	1	1	1	1	1	1	X	X	X	1F8000h to 1F7FFFh	

(Continued)

					Address Range							
Bank	Sector	Ban	k Addı	ress								
		A 21	A ₂₀	A 19	A 18	A 17	A 16	A 15	A 14	A 13	A 12	Word Mode
	SA71	1	0	0	0	0	0	0	Х	Х	Х	200000h to 207FFFh
	SA72	1	0	0	0	0	0	1	Х	Х	Х	208000h to 20FFFFh
	SA73	1	0	0	0	0	1	0	Х	Х	Х	210000h to 217FFFh
	SA74	1	0	0	0	0	1	1	Х	Х	Х	218000h to 21FFFFh
	SA75	1	0	0	0	1	0	0	Х	Χ	Х	220000h to 227FFFh
	SA76	1	0	0	0	1	0	1	Х	Х	Х	228000h to 22FFFFh
	SA77	1	0	0	0	1	1	0	Х	Χ	Х	230000h to 237FFFh
	SA78	1	0	0	0	1	1	1	Х	Х	Х	238000h to 23FFFFh
	SA79	1	0	0	1	0	0	0	Х	Χ	Х	240000h to 247FFFh
	SA80	1	0	0	1	0	0	1	Х	Х	Х	248000h to 24FFFFh
	SA81	1	0	0	1	0	1	0	Х	Х	Х	250000h to 257FFFh
	SA82	1	0	0	1	0	1	1	Х	Х	Х	258000h to 25FFFFh
	SA83	1	0	0	1	1	0	0	Х	Х	Х	260000h to 267FFFh
	SA84	1	0	0	1	1	0	1	Х	Х	Х	268000h to 26FFFFh
	SA85	1	0	0	1	1	1	0	Х	Х	Х	270000h to 277FFFh
	SA86	1	0	0	1	1	1	1	Х	Х	Х	278000h to 27FFFFh
	SA87	1	0	1	0	0	0	0	Х	Х	Х	280000h to 287FFFh
	SA88	1	0	1	0	0	0	1	Х	Х	Х	288000h to 28FFFFh
	SA89	1	0	1	0	0	1	0	Х	Х	Х	290000h to 297FFFh
	SA90	1	0	1	0	0	1	1	Х	Х	Х	298000h to 29FFFFh
	SA91	1	0	1	0	1	0	0	Х	Х	Х	2A0000h to 2A7FFFh
	SA92	1	0	1	0	1	0	1	Х	Х	Х	2A8000h to 2AFFFFh
	SA93	1	0	1	0	1	1	0	X	X	X	2B0000h to 2B7FFFh
	SA94	1	0	1	0	1	1	1	X	X	X	2B8000h to 2BFFFFh
Bank C	SA95	1	0	1	1	0	0	0	X	X	X	2C0000h to 2C7FFFh
	SA96	1	0	1	1	0	0	1	X	X	X	2C8000h to 2CFFFFh
	SA97	1	0	1	1	0	1	0	X	X	X	2D0000h to 2D7FFFh
	SA98	1	0	1	1	0	1	1	X	X	X	2D8000h to 2DFFFFh
	SA99	1	0	1	1	1	0	0	X	X	X	2E0000h to 2E7FFFh
	SA100	1	0	1	1	1	0	1	X	X	X	2E8000h to 2EFFFFh
	SA101	1	0	1	1	1	1	0	X	X	X	2F0000h to 2F7FFFh
	SA102	1	0	1	1	1	1	1	X	X	X	2F8000h to 2FFFFFh
	SA103	1	1	0	0	0	0	0	X	X	X	300000h to 307FFFh
	SA104	1	1	0	0	0	0	1	X	X	X	308000h to 30FFFFh
	SA105	1	1	0	0	0	1	0	X	X	X	310000h to 317FFFh
	SA106	1	1	0	0	0	1	1	X	X	X	318000h to 31FFFFh
	SA107	1	1	0	0	1	0	0	X	X	X	320000h to 327FFFh
	SA107	1	1	0	0	1	0	1	X	X	X	328000h to 32FFFFh
	SA100	1	1	0	0	1	1	0	X	X	X	330000h to 337FFFh
	SA110	1	1	0	0	1	1	1	X	X	X	338000h to 33FFFFh
	SA110 SA111	1	1	0	1	0	0	0	X	X	X	340000h to 347FFFh
	SA111 SA112	1	1	0	1	0	0	1	X	X	X	348000h to 347FFFh
	SA112 SA113	1	1					0	X	X	X	
	SA113 SA114	1		0	1	0	1	1	X	X	X	350000h to 357FFFh
			1	0	1	0 1	1	0	X	X	X	358000h to 35FFFFh
	SA115	1	1		1		0					360000h to 367FFFh
	SA116	1	1	0	1	1	0	1	X	X	X	368000h to 36FFFFh
	SA117 SA118	1	1	0	1	1	1	0	X	X	X	370000h to 377FFFh 378000h to 37FFFFh

					S	ector A	Addres	SS				Address Range
Bank	Sector	Ban	k Add	ress								Word Mode
		A 21	A 20	A 19	A 18	A 17	A 16	A 15	A 14	A 13	A 12	Word Mode
	SA119	1	1	1	0	0	0	0	Х	Х	Х	380000h to 387FFFh
	SA120	1	1	1	0	0	0	1	Х	X	Х	388000h to 38FFFFh
	SA121	1	1	1	0	0	1	0	Х	Х	Х	390000h to 397FFFh
	SA122	1	1	1	0	0	1	1	Х	X	Х	398000h to 39FFFFh
	SA123	1	1	1	0	1	0	0	Х	X	Х	3A0000h to 3A7FFFh
	SA124	1	1	1	0	1	0	1	Х	Х	Х	3A8000h to 3AFFFFh
	SA125	1	1	1	0	1	1	0	Х	X	Х	3B0000h to 3B7FFFh
	SA126	1	1	1	0	1	1	1	Х	X	Х	3B8000h to 3BFFFFh
	SA127	1	1	1	1	0	0	0	Х	X	Х	3C0000h to 3C7FFFh
	SA128	1	1	1	1	0	0	1	Х	Х	Х	3C8000h to 3CFFFFh
	SA129	1	1	1	1	0	1	0	Х	Х	Х	3D0000h to 3D7FFFh
Bank D	SA130	1	1	1	1	0	1	1	Х	X	Х	3D8000h to 3DFFFFh
	SA131	1	1	1	1	1	0	0	Х	Х	Х	3E0000h to 3E7FFFh
	SA132	1	1	1	1	1	0	1	Х	X	Х	3E8000h to 3EFFFFh
	SA133	1	1	1	1	1	1	0	Х	X	Х	3F0000h to 3F7FFFh
	SA134	1	1	1	1	1	1	1	0	0	0	3F8000h to 3F8FFFh
	SA135	1	1	1	1	1	1	1	0	0	1	3F9000h to 3F9FFFh
	SA136	1	1	1	1	1	1	1	0	1	0	3FA000h to 3FAFFFh
	SA137	1	1	1	1	1	1	1	0	1	1	3FB000h to 3FBFFFh
	SA138	1	1	1	1	1	1	1	1	0	0	3FC000h to 3FCFFFh
	SA139	1	1	1	1	1	1	1	1	0	1	3FD000h to 3FDFFFh
	SA140	1	1	1	1	1	1	1	1	1	0	3FE000h to 3FEFFFh
	SA141	1	1	1	1	1	1	1	1	1	1	3FF000h to 3FFFFFh

Sector Group Addresses

Sector Group	A 21	A 20	A 19	A 18	A 17	A 16	A 15	A 14	A 13	A 12	Sectors
SGA0	0	0	0	0	0	0	0	0	0	0	SA0
SGA1	0	0	0	0	0	0	0	0	0	1	SA1
SGA2	0	0	0	0	0	0	0	0	1	0	SA2
SGA3	0	0	0	0	0	0	0	0	1	1	SA3
SGA4	0	0	0	0	0	0	0	1	0	0	SA4
SGA5	0	0	0	0	0	0	0	1	0	1	SA5
SGA6	0	0	0	0	0	0	0	1	1	0	SA6
SGA7	0	0	0	0	0	0	0	1	1	1	SA7
						0	1				
SGA8	0	0	0	0	0	1	0	Х	Х	Х	SA8 to SA10
SGA9	0	0	0	0	1	X	X	Х	Х	Х	SA11 to SA14
SGA10	0	0	0	1	0	Х	Х	Х	Х	Х	SA15 to SA18
SGA11	0	0	0	1	1	Х	Х	Х	Х	Х	SA19 to SA22
SGA12	0	0	1	0	0	Х	Х	Х	Х	Х	SA23 to SA26
SGA13	0	0	1	0	1	Х	Х	Х	Х	Х	SA27 to SA30
SGA14	0	0	1	1	0	Х	Х	Х	Х	Х	SA31 to SA34
SGA15	0	0	1	1	1	Х	Х	Х	Х	Х	SA35 to SA38
SGA16	0	1	0	0	0	Х	Х	Х	Х	Х	SA39 to SA42
SGA17	0	1	0	0	1	Х	Х	Х	Х	Х	SA43 to SA46
SGA18	0	1	0	1	0	Х	Х	Х	Х	Х	SA47 to SA50
SGA19	0	1	0	1	1	Х	Х	Х	Х	Х	SA51 to SA54
SGA20	0	1	1	0	0	Х	Х	Х	Х	Х	SA55 to SA58
SGA21	0	1	1	0	1	Х	Х	Х	Х	Х	SA59 to SA62
SGA22	0	1	1	1	0	Х	Х	Х	Х	Х	SA63 to SA66
SGA23	0	1	1	1	1	Х	Х	Х	Х	Х	SA67 to SA70
SGA24	1	0	0	0	0	Х	Х	Х	Х	Х	SA71 to SA74
SGA25	1	0	0	0	1	Х	Х	Х	Х	Х	SA75 to SA78
SGA26	1	0	0	1	0	Х	Х	Х	Х	Х	SA79 to SA82
SGA27	1	0	0	1	1	Х	Х	Х	Х	Х	SA83 to SA86
SGA28	1	0	1	0	0	Х	Х	Х	Х	Х	SA87 to SA90
SGA29	1	0	1	0	1	Х	Х	Х	Х	Х	SA91 to SA94
SGA30	1	0	1	1	0	Х	Х	Х	Х	Х	SA95 to SA98
SGA31	1	0	1	1	1	Х	Х	X	Х	Х	SA99 to SA102
SGA32	1	1	0	0	0	Х	Х	Х	Х	Х	SA103 to SA106
SGA33	1	1	0	0	1	Х	Х	Х	Х	Х	SA107 to SA110
SGA34	1	1	0	1	0	Х	Х	Х	Х	X	SA111 to SA114
SGA35	1	1	0	1	1	Х	Х	Х	Х	Х	SA115 to SA118
SGA36	1	1	1	0	0	Х	Х	Х	Х	Х	SA119 to SA122
SGA37	1	1	1	0	1	Х	Х	Х	Х	X	SA123 to SA126
SGA38	1	1	1	1	0	Х	Х	Х	Х	Х	SA127 to SA130
						0	0				
SGA39	1	1	1	1	1	0	1	Х	X	Х	SA131 to SA133
						1	0				
SGA40	1	1	1	1	1	1	1	0	0	0	SA134
SGA41	1	1	1	1	1	1	1	0	0	1	SA135
SGA42	1	1	1	1	1	1	1	0	1	0	SA136
SGA43	1	1	1	1	1	1	1	0	1	1	SA137
SGA44	1	1	1	1	1	1	1	1	0	0	SA138
SGA45	1	1	1	1	1	1	1	1	0	1	SA139
SGA46	1	1	1	1	1	1	1	1	1	0	SA140
SGA47	1	1	1	1	1	1	1	1	1	1	SA141

Flash Memory Autoselect Codes

Туре	A ₂₁ to A ₁₂	A 6	Аз	A 2	A 1	Ao	Code (HEX)
Manufacture's Code	BA	L	L	L	L	L	04h
Device Code	BA	L	L	L	L	Н	227Eh
Extended Device	BA	L	Н	Н	Н	L	2202h
Code *2	BA	L	Н	Н	Н	Н	2201h
Sector Group Protection	Sector Group Addresses	L	L	L	Н	L	01h*1

Legend: L = V_{IL}, H = V_{IH}. See DC Characteristics for voltage levels.

^{*1 :} Outputs 01h at protected sector group addresses and outputs 00h at unprotected sector group addresses.

^{*2 :} A read cycle at address (BA) 01h outputs device code. When 227Eh was output, this indicates that there will require two additional codes, called Extended Device Codes. Therefore the system may continue reading out these Extended Device Codes at the address of (BA) 0Eh, as well as at (BA) 0Fh.

Flash Memory Command Definitions

Command Sequence	Bus Write Cycles	First Write		Second Write		Third Write (Fourth Read/\ Cyc	Write	Fifth Write		Sixth Write	
Coquonico	Req'd	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data
Read/Reset	1	XXXh	F0h	_	_	_	_	_	_	_	_	_	_
Read/Reset	3	555h	AAh	2AAh	55h	555h	F0h	RA	RD	_	_	_	_
Autoselect	3	555h	AAh	2AAh	55h	(BA) 555h	90h	_	_	_	_	_	_
Program	4	555h	AAh	2AAh	55h	555h	A0h	PA	PD	_	_	_	_
Program Suspend	1	ВА	B0h	_	_	_	_	_	_	_	_	_	_
Program Resume	1	ВА	30h	_	_	_	_	_	_	_	_	_	_
Chip Erase	6	555h	AAh	2AAh	55h	555h	80h	555h	AAh	2AAh	55h	555h	10h
Sector Erase	6	555h	AAh	2AAh	55h	555h	80h	555h	AAh	2AAh	55h	SA	30h
Erase Suspend	1	ВА	B0h	_	_	_	_	_	_	_	_	_	_
Erase Resume	1	ВА	30h	_	_	_	_	_	_	_	_	_	_
Extended Sector Group Protection *2	4	XXXh	60h	SPA	60h	SPA	40h	SPA	SD	_	_	_	_
Set to Fast Mode	3	555h	AAh	2AAh	55h	555h	20h	_	_	_	_	_	_
Fast Program *1	2	XXXh	A0h	PA	PD	_	_	_	_	_	_	_	_
Reset from Fast Mode *1	2	ВА	90h	XXXh	F0h	_	_	_	_	_	_	_	_
Query	1	(BA) 55h	98h	_	_	_	_	_	_	_	_	_	_
HiddenROM Entry	3	555h	AAh	2AAh	55h	555h	88h	_	_	_	_	_	_
HiddenROM Program *3	4	555h	AAh	2AAh	55h	555h	A0h	(HRA) PA	PD	_	_	_	_
HiddenROM Exit *3	4	555h	AAh	2AAh	55h	(HRBA) 555h	90h	XXXh	00h	_	_	_	_

- *1: This command is valid while Fast Mode.
- *2: This command is valid while $\overline{RESET} = V_{ID}$.
- *3: This command is valid while HiddenROM mode.
- *4: The data "00h" is also acceptable.
- Notes: Address bits A₂₁ to A₁₁ = X = "H" or "L" for all address commands except or Program Address (PA), Sector Address (SA), and Bank Address (BA), and Sector Group Address (SPA).
 - Bus operations are defined in DEVICE BUS OPERATION.
 - RA = Address of the memory location to be read
 - PA = Address of the memory location to be programmed Addresses are latched on the falling edge of the write pulse.
 - SA = Address of the sector to be erased. The combination of A_{21} , A_{20} , A_{19} , A_{18} , A_{17} , A_{16} , A_{15} , A_{14} , A_{13} , and A_{12} will uniquely select any sector.
 - BA = Bank Address (A₂₁, A₂₀, A₁₉)
 - RD = Data read from location RA during read operation.
 - PD = Data to be programmed at location PA. Data is latched on the falling edge of write pulse.
 - SPA = Sector group address to be protected. Set sector group address and $(A_6, A_3, A_2, A_1, A_0) = (0, 0, 0, 1, 0)$.
 - SD = Sector group protection verify data. Output 01h at protected sector group addresses and output 00h at unprotected sector group addresses.
 - HRA = Address of the HiddenROM area: 000000h to 00007Fh
 - HRBA = Bank Address of the HiddenROM area (A₂₁ = A₂₀ = A₁₉ = V_{IL})
 - The system should generate the following address patterns: 555h or 2AAh to addresses A₁₀ to A₀
 - Both Read/Reset commands are functionally equivalent, resetting the device to the read mode.
 - Command combinations not described in "Flash Memory Command Definitions" are illegal.

2. AC Characteristics


• Read Only Operations Characteristics (Flash)

Parameter	Syn	nbol	Condition	Val	ue*	Unit
Farameter	JEDEC	Standard	Condition	Min	Max	Unit
Read Cycle Time	tavav	t RC	_	70	_	ns
Address to Output Delay	tavqv	tacc	CEf = V _{IL} OE = V _{IL}	_	70	ns
Chip Enable to Output Delay	t ELQV	tcef	OE = V _I L	_	70	ns
Output Enable to Output Delay	t GLQV	t oe	_	_	30	ns
Chip Enable to Output High-Z	t ehqz	tof	_	_	25	ns
Output Enable to Output High-Z	t GHQZ	t DF	_	_	25	ns
Output Hold Time From Addresses, CEf or OE, Whichever Occurs First	taxqx	tон	_	0	_	ns
RESET Pin Low to Read Mode		t READY	_	_	20	μs


*: Test Conditions–Output Load : 1 TTL gate and 30 pF Input rise and fall times: 5 ns Input pulse levels: 0.0 V to Vccf Timing measurement reference level

Input: 0.5×Vccf Output: 0.5×Vccf

• Read Operation Timing Diagram (Flash)



• Hardware Reset/Read Operation Timing Diagram (Flash)



• Write/Erase/Program Operations (Flash)

SEC Standard Min Typ Max Min Min Typ Max Min		Program Operations (Flash)	Sy	mbol		Value		l last
Address Setup Time to OE Low During Toggle Bit Polling		Parameter	JEDEC	Standard	Min	Тур	Max	Unit
Address Setup Time to OE Low During Toggle Bit Polling — tusso 12 — ns Address Hold Time tw.Lax tah 45 — ns Address Hold Time from CEf or OE High During Toggle Bit Polling — tahrt 0 — ns Data Setup Time townH townH tos 30 — ns Data Hold Time twhtxx toh 0 — ns Data Hold Time twhtxx toh 0 — ns Output Enable Hold Time Read — toh 0 — ns Output Time Read — toh 0 — ns CEf High During Toggle Bit Polling — toePH 20 — ns OE High During Toggle Bit Polling — toePH 20 — ns Read Recover Time Before Write toeHuk toeHuk toeHuk toeHuk toeHuk toeHuk toeHuk ns Eef Setup Time twkee <td>Write Cycle Tim</td> <td>е</td> <td>tavav</td> <td>twc</td> <td>70</td> <td>_</td> <td>_</td> <td>ns</td>	Write Cycle Tim	е	t avav	twc	70	_	_	ns
Polling	Address Setup	Time	t avwl	t as	0	_	_	ns
Address Hold Time from CEf or OE High During Toggle Bit Polling	•	Fime to OE Low During Toggle Bit		taso	12	_	_	ns
Toggle Bit Polling Data Setup Time town town town tobs 30 — ns ns Data Hold Time twh twh tobs 30 — ns ns Data Hold Time twh Toggle and Data Polling Toggle and Data Polling Toggle Bit Poll	Address Hold Ti	me	twlax	t ah	45	_	_	ns
Data Hold Time			—	tант	0	_	_	ns
Output Enable Hold Time Read — toeh 0 — — ns CEf High During Toggle Bit Polling — tceph 20 — — ns OE High During Toggle Bit Polling — tceph 20 — — ns Read Recover Time Before Write tchwL tchwL 0 — — ns Read Recover Time Before Write tchwL tchwL 0 — — ns Read Recover Time Before Write tchwL tchwL 0 — — ns Read Recover Time Before Write tchwL tchwL 0 — — ns Read Recover Time Before Write tchwL tcsw 0 — — ns Read Recover Time Before Write tchwL tcsw 0 — — ns Read Recover Time Before Write tchwL tcsw 0 — ns Write Pulse Width tcsw 0 — — ns	Data Setup Time	Э	t dvwh	t DS	30	_		ns
Enable Hold Time Toggle and Data Polling — toeh 10 — ns CEf High During Toggle Bit Polling — tceph 20 — ns OE High During Toggle Bit Polling — tceph 20 — ns Read Recover Time Before Write tdheL tdheL 0 — ns Read Recover Time Before Write tdheL tdheL 0 — ns CEf Setup Time tellul tcs 0 — ns WE Setup Time twleL tws 0 — ns CEf Hold Time twleH tch 0 — ns WE Hold Time tellul twh 0 — ns With Hold Time tellul twh 0 — ns With Hold Time tellul twh 0 — ns Write Pulse Width twlew 35 — ns Write Pulse Width High twh twh 25	Data Hold Time		t whdx	t DH	0	_		ns
Time Toggle and Data Polling 10 — ns CEf High During Toggle Bit Polling — tceph 20 — ns OE High During Toggle Bit Polling — toeph 20 — ns Read Recover Time Before Write tghwL tghwL 0 — ns Read Recover Time Before Write tghwL tghwL 0 — ns CEf Setup Time tghwL tcs 0 — ns WE Setup Time twhell twhell 0 — ns CEf Hold Time twhell tch 0 — ns Write Pulse Width twhell twh 0 — ns Write Pulse Width tghwh tcp 35 — ns Write Pulse Width High twh twh 25 — ns Verife Pulse Width High tehell tcph 25 — ns Programming Operation twh twh twh		Read			0	_	_	ns
OE High During Toggle Bit Polling — toeph 20 — ns Read Recover Time Before Write tohwl tohwl 0 — — ns Read Recover Time Before Write tohel tohel 0 — — ns ŒEf Setup Time telwl tcs 0 — — ns WE Setup Time twhel tws 0 — — ns WE Hold Time twhel tch 0 — — ns Wite Pulse Width twh twh 0 — — ns Write Pulse Width twh twh 35 — — ns Write Pulse Width High twh twh 25 — ns Programming Operation twh twh — 6 60 μs Sector Erase Operation *1 twh twh — 0.2 1 s Vocf Setup Time — tvlo 500 <		Toggle and Data Polling	_	t oeh	10	_	_	ns
Read Recover Time Before Write t _{GHWL} t _{GHWL} 0 — ns Read Recover Time Before Write t _{GHEL} t _{GHEL} 0 — — ns Œf Setup Time t _{ELWL} t _{CS} 0 — — ns WE Setup Time t _{WLEL} t _{WS} 0 — — ns Œf Hold Time t _{WHEH} t _{CH} 0 — — ns Write Pulse Width Time t _{WHWH} t _{WH} 0 — — ns Write Pulse Width t _{WHW} t _{WH} 35 — — ns Write Pulse Width High t _{WHW} t _{WHW} 25 — ns Write Pulse Width High t _{WHW} t _{WHW} 25 — ns Programming Operation t _{WHW} t _{WHW} t _{WHW} — 0.2 1 s Vccf Setup Time — t _{WHW} t _{WHW} 500 — ns Rise Time to V _{IO} *2 —	CEf High During	Toggle Bit Polling		t CEPH	20	_		ns
Read Recover Time Before Write to HEL to HEL 0 — — ns Œf Setup Time telwl tcs 0 — — ns WE Setup Time twlet tws 0 — — ns Œf Hold Time twheh tch 0 — — ns WE Hold Time tehwh twh 0 — — ns Write Pulse Width twh 0 — — ns Write Pulse Width High teleh tcp 35 — — ns Write Pulse Width High twh twh 25 — ns Verife Pulse Width High tehel tcp 25 — ns Programming Operation twhwh twhwh twhwh — 6 60 μs Sector Erase Operation *1 twhwh twhwh twh — 0.2 1 s Vocf Setup Time — tvlb 500 <td>OE High During</td> <td>Toggle Bit Polling</td> <td>_</td> <td>toeph</td> <td>20</td> <td></td> <td>_</td> <td>ns</td>	OE High During	Toggle Bit Polling	_	t oeph	20		_	ns
CEf Setup Time telw tcs 0 — — ns WE Setup Time twlel tws 0 — — ns CEf Hold Time twheh tch 0 — — ns WE Hold Time tehwh twh 0 — — ns Write Pulse Width twh twh 0 — — ns CEf Pulse Width twh twh 0 — — ns Write Pulse Width twh tele tcp 35 — — ns Write Pulse Width High twh twh 25 — ns Programming Operation twh tehel tcph 25 — ns Programming Operation twh twh twh 0 2 1 s Sector Erase Operation *1 twh twh twh 0 — 0 µ µ Rise Time to V _{ID} *2	Read Recover T	ime Before Write	t GHWL	t GHWL	0		_	ns
WE Setup Time twlet tws 0 — ns CEf Hold Time twheh tch 0 — ns WE Hold Time tehwh twh 0 — ns Write Pulse Width twh 0 — ns Write Pulse Width teleh tcp 35 — ns Write Pulse Width High twhwl twph 25 — ns Veff Pulse Width High tehel tcph 25 — ns Programming Operation twhwh twhwh — 6 60 μs Sector Erase Operation *1 twhwh twh — 0.2 1 s Vocf Setup Time — tvos 50 — — μs Rise Time to Vacc *3 — tvaccr 500 — ns Voltage Transition Time *2 — tvlh — tvlh — — μs	Read Recover T	ime Before Write	t GHEL	t GHEL	0		_	ns
CEf Hold Time twheh tch 0 — — ns WE Hold Time tehwh twh 0 — — ns Write Pulse Width twhwh twp 35 — — ns CEf Pulse Width High twhwh twh 25 — — ns Vef Pulse Width High tehel tcph 25 — — ns Programming Operation twhwh1 twhwh1 — 6 60 μs Sector Erase Operation *1 twhwh2 twhwh2 — 0.2 1 s Vccf Setup Time — tvcs 50 — — μs Rise Time to Vio *2 — tvaccr 500 — — ns Voltage Transition Time *2 — tvlh — tvlh — — μs	CEf Setup Time		t ELWL	t cs	0		_	ns
WE Hold Time tehwh twh 0 — ns Write Pulse Width twlwh twp 35 — ns CEf Pulse Width teleh tcp 35 — ns Write Pulse Width High twhwl twh 25 — ns CEf Pulse Width High tehel tcph 25 — ns Programming Operation twhwh1 twhwh1 twhwh1 — 6 60 μs Sector Erase Operation *1 twhwh2 twhwh2 — 0.2 1 s Vccf Setup Time — tvcs 50 — μs Rise Time to V _{ID} *2 — tvloc 500 — ns Voltage Transition Time *2 — tvlh 4 — — μs	WE Setup Time		twlel	tws	0	_		ns
Write Pulse Width twlwh twp 35 — ns CEf Pulse Width teleh tcp 35 — ns Write Pulse Width High twhwl twhwl twh 25 — ns CEf Pulse Width High tehel tcph 25 — ns Programming Operation twhwh1 twhwh1 — 6 60 μs Sector Erase Operation *1 twhwh2 twhwh2 — 0.2 1 s Vccf Setup Time — tvcs 50 — — μs Rise Time to V _{ID} *2 — tvaccr 500 — ns Voltage Transition Time *2 — tvlht 4 — — μs	CEf Hold Time		t wheh	t cH	0		_	ns
CEf Pulse Width teleh tcp 35 — ns Write Pulse Width High twhwl twhwl twph 25 — — ns CEf Pulse Width High tehel tcph 25 — — ns Programming Operation twhwh1 twhwh1 — 6 60 μs Sector Erase Operation *1 twhwh2 twhwh2 — 0.2 1 s Vccf Setup Time — tvcs 50 — — μs Rise Time to V _{ID} *2 — tvlor 500 — — ns Voltage Transition Time *2 — tvlh 4 — — μs	WE Hold Time		t ehwh	twн	0		_	ns
Write Pulse Width High twhwL twph 25 — — ns CEf Pulse Width High tehel tcph 25 — — ns Programming Operation twhwh1 twhwh1 — 6 60 μs Sector Erase Operation *1 twhwh2 twhwh2 — 0.2 1 s Vcof Setup Time — tvcs 50 — — μs Rise Time to V _{ID} *2 — tvldr 500 — — ns Rise Time to V _{ACC} *3 — tvlaccr 500 — — ns Voltage Transition Time *2 — tvlht 4 — — μs	Write Pulse Wid	th	t wLWH	t wp	35	_		ns
CEf Pulse Width High tehel tcph 25 — ns Programming Operation twhwh1 twhwh1 — 6 60 μs Sector Erase Operation *1 twhwh2 twhwh2 — 0.2 1 s Vccf Setup Time — tvcs 50 — — μs Rise Time to V _{ID} *2 — tvidr 500 — — ns Rise Time to V _{ACC} *3 — tvACCR 500 — — ns Voltage Transition Time *2 — tvLHT 4 — — μs	CEf Pulse Width	1	t eleh	t cp	35		_	ns
Programming Operation twhwh1 twhwh1 — 6 60 μs Sector Erase Operation *1 twhwh2 twhwh2 — 0.2 1 s Vccf Setup Time — tvcs 50 — — μs Rise Time to V _{ID} *2 — tvldR 500 — — ns Rise Time to V _{ACC} *3 — tvACCR 500 — — ns Voltage Transition Time *2 — tvLHT 4 — — μs	Write Pulse Wid	th High	t whwL	t wph	25			ns
Sector Erase Operation *1 twhwh2 twhwh2 — 0.2 1 s Vccf Setup Time — tvcs 50 — — μs Rise Time to V _{ID} *2 — tvldr 500 — — ns Rise Time to V _{ACC} *3 — tvACCR 500 — — ns Voltage Transition Time *2 — tvLHT 4 — — μs	CEf Pulse Width	n High	t ehel	t CPH	25		_	ns
Vccf Setup Time — tvcs 50 — μs Rise Time to V _{ID} *2 — tvIDR 500 — — ns Rise Time to V _{ACC} *3 — tvACCR 500 — — ns Voltage Transition Time *2 — tvLHT 4 — — μs	Programming O	peration	twnwh1	t whwh1		6	60	μs
Rise Time to V _{ID} *2	Sector Erase Op	peration *1	twhwh2	t whwh2		0.2	1	S
Rise Time to Vacc *3	Vccf Setup Time		_	tvcs	50	_	_	μs
Voltage Transition Time *2 — tvlнт 4 — μs	Rise Time to Vid	*2	_	tvidr	500	_		ns
	Rise Time to VAC	cc *3	_	tvaccr	500	_	_	ns
Write Pulse Width *2 — twpp 100 — μs	Voltage Transition	on Time *2	_	t vlht	4	_		μs
	Write Pulse Wid	th *2	_	twpp	100		_	μs


Continuou			•			
Parameter	Sy	mbol			Unit	
raiailietei	JEDEC	Standard	Min	Тур	Max	Offic
OE Setup Time to WE Active *2	_	toesp	4		_	μs
CEf Setup Time to WE Active *2	_	tcsp	4		_	μs
Recover Time from RY/BY	_	t RB	0			ns
RESET Pulse Width	_	t RP	500			ns
RESET High Level Period Before Read	_	t RH	200			ns
Program/Erase Valid to RY/BY Delay	_	t BUSY	_		90	ns
Delay Time from Embedded Output Enable	_	t eoe	_		70	ns
Erase Time-out Time	_	t Tow	50		_	μs
Erase Suspend Transition Time	_	t spd	_	_	20	μs

^{*1:} This does not include preprogramming time.

^{*2:} This timing is for Sector Group Protection operation.

^{*3:} This timing is for Accelerated Program operation.


• Write Cycle (WE control) (Flash)



Notes: • PA is address of the memory location to be programmed.

- PD is data to be programmed at word address.
- $\overline{DQ_7}$ is the output of the complement of the data written to the device.
- Dout is the output of the data written to the device.
- Figure indicates last two bus cycles out of four bus cycle sequence.


• Write Cycle (CEf control) (Flash)




Notes: • PA is address of the memory location to be programmed.

- PD is data to be programmed at word address.
- $\overline{DQ_7}$ is the output of the complement of the data written to the device.
- Dout is the output of the data written to the device.
- Figure indicates last two bus cycles out of four bus cycle sequence.


• AC Waveforms Chip/Sector Erase Operations (Flash)



• AC Waveforms for Data Polling during Embedded Algorithm Operations (Flash) $\overline{\mathsf{CE}}\mathsf{f}$ tсн toe ŌĒ toeH $\overline{\mathsf{WE}}$ tCE High-Z DQ7 = Valid Data Data DQ₇ DQ7 tWHWH1 or 2 DQ6 to DQ0 = Output Flag DQ6 to DQ0 Valid Data High-Z DQ6 to DQ0 Data tEOE tBUSY $\mathsf{RY}/\overline{\mathsf{BY}}$ *: $DQ_7 = Valid Data$ (the device has completed the Embedded operation).




• Bank-to-bank Read/Write Timing Diagram (Flash)




Note: This is example of Read for Bank 1 and Embedded Algorithm (program) for Bank 2.

BA1 : Address corresponding to Bank 1 BA2 : Address corresponding to Bank 2







• RESET, RY/BY Timing Diagram (Flash)








• Acceleration Mode Timing Diagram (Flash)



• Extended Sector Group Protection (Flash)



■ 64 M FCRAM AC Charactaristics for MCP

• READ OPERATION (FCRAM)

Parameter	Coursels of	V	alue	Unit	Natas
Parameter	Symbol	Min	Max	Unit	Notes
Read Cycle Time	t RC	90	_	ns	
Chip Enable Access Time	tce	_	80	ns	*1, *3
Output Enable Access Time	t oe		45	ns	*1
Chip Enable Access Time	taa		80	ns	*1, *4
Output Data Hold Time	tон	5	_	ns	*1
CE1r Low to Output Low-Z	tclz	5	_	ns	*2
OE Low to Output Low-Z	tolz	0	_	ns	*2
CE1r High to Output High-Z	tснz	_	30	ns	*2
OE High to Output High-Z	tонz	_	25	ns	*2
Address Setup Time to CE1r Low	tasc	- 5	_	ns	*5
Address Catus Times to OF	taso	45	_	ns	*3, *6
Address Setup Time to OE	taso[abs]	10	_	ns	*7
Address Invalid Time	tax		5	ns	*4
CE1r Low to Address Hold Time	t CLAH	90	_	ns	*4
OE Low to Address Hold Time	t olah	45	_	ns	*4, *8
CE1r High to Address Hold Time	t chah	- 5	_	ns	
OE High to Address Hold Time	t онан	- 5	_	ns	
CE1r Low to OE Low Delay Time	tclol	45	1000	ns	*4, *6, *8, *9
OE Low to CE1r High Delay Time	t olch	45	_	ns	*8
CE1r High Pulse Width	t CP	20	_	ns	
OF High Bulgo Width	top	45	1000	ns	*6, *8, *9
OE High Pulse Width	top[abs]	20	_	ns	*7

^{*1:} The output load is 30 pF.

For example, if actual taso, taso (actual), is shorter than specified minimum value, taso (Min), during OE control access (i.e., CE1r stays Low), the toe becomes toe (Max) + taso (Min) - taso (actual).

^{*2:} The output load is 5 pF.

^{*3:} The tce is applicable if \overline{OE} is brought to Low before $\overline{CE1}$ r goes Low and is also applicable if actual value of both or either taso or tclol is shorter than specified value.

^{*4:} Applicable only to A₀ and A₁ when both $\overline{CE1}r$ and \overline{OE} are kept at Low for the address access.

^{*5:} Applicable if OE is brought to Low before CE1r goes Low.

^{*6:} The taso, tclol (Min) and top (Min) are reference values when the access time is determined by toe. If actual value of each parameter is shorter than specified minimum value, toe becomes longer by the amount of subtracting actual value from specified minimum value.

For example, if actual taso, taso (actual), is shorter than specified minimum value, taso (Min), during OE control

^{*7:} The taso[abs] and top[abs] are the absolute minimum values during $\overline{\text{OE}}$ control access.

^{*8:} If actual value of either tolol or top is shorter than specified minimum value, both tolah and toloh become tro (Min) — tolol (actual) or tro (Min) — top (actual).

^{*9:} Maximum value is applicable if CE1r is kept at Low.

• WRITE OPERATION (FCRAM)

Develope	Cumb al	Va	lue	Unit	Notes	
Parameter	Symbol	Min	Max	Unit	Notes	
Write Cycle Time	twc	90	_	ns	*1	
Address Setup Time	t AS	0	_	ns	*2	
Address Hold Time	t AH	45		ns	*2	
CE1r Write Setup Time	t cs	0	1000	ns		
CE1r Write Hold Time	t cH	0	1000	ns		
WE Setup Time	tws	0		ns		
WE Hold Time	twн	0		ns		
LB and UB Setup Time	t BS	0	_	ns		
LB and UB Hold Time	t вн	-5		ns		
OE Setup Time	toes	0	1000	ns	*3	
OE Hold Time	tоен	45	1000	ns	*3, *4	
OE Hold Tillie	toeh[abs]	20	_	ns	*5	
OE High to CE1r Low Setup Time	t oncl	-3	_	ns	*6	
OE High to Address Hold Time	tонан	-5	_	ns	*7	
CE1r Write Pulse Width	tcw	60		ns	*1, *8	
WE Write Pulse Width	twp	60	_	ns	*1, *8	
CE1r Write Recovery Time	twrc	15	_	ns	*1, *9	
WE Write Recovery Time	twr	15	1000	ns	*1, *3, *9	
Data Setup Time	tos	20	_	ns		
Data Hold Time	t DH	0	_	ns		
CE1r High Pulse Width	t CP	20	_	ns	*9	

^{*1:} Minimum value must be equal or greater than the sum of actual tcw (or twp) and twrc (or twr).

^{*2:} New write address is valid from either $\overline{CE1}$ r or \overline{WE} that is brought to High.

^{*3:} Maximum value is applicable if $\overline{CE1}$ r is kept at Low and both \overline{WE} and \overline{OE} are kept at High.

^{*4:} The toeh is specified from end of two (Min), and is a reference value when access time is determined by toe. If actual value is shorter than specified minimum value, toe becomes longer by the amount of subtracting actual value from specified minimum value.

^{*5:} The toeh[ABS] is the absolute minimum value if write cycle is terminated by $\overline{\text{WE}}$ and $\overline{\text{CE1}}$ r stays Low.

^{*6:} tohcl (Min) must be satisfied if read operation is not performed prior to write operation.

In case \overline{OE} is disabled after tohcl (Min), \overline{WE} Low must be asserted after trc (Min) from $\overline{CE1}$ r Low.

In other words, read operation is initiated if tohcl (Min) is not satisfied.

^{*7:} Applicable if CE1r stays Low after read operation.

^{*8:} tcw and twp are applicable if write operation is initiated by $\overline{CE1}$ r and \overline{WE} , respectively.

^{*9:} twrc and twr are applicable if write operation is terminated by $\overline{CE1}$ r and \overline{WE} , respectively. The twr (Min) can be ignored if $\overline{CE1}$ r is brought to High together or after \overline{WE} is brought to High. In such a case, the tcp (Min) must be satisfied.

• POWER DOWN PARAMETER (FCRAM)

Parameter	Symbol Mi	Va	Value		Note
Farameter		Min	Max	Unit	Note
CE2r Low Setup Time for Power Down Entry	tcsp	10	_	ns	
CE2r Low Hold Time after Power Down Entry	t _{C2LP}	100	_	ns	
CE1r High Hold Time following CE2r High after Power Down Exit	tснн	350	_	μs	
CE1r High Setup Time following CE2r High after Power Down Exit	tснs	10	_	ns	

• OTHER TIMING PARAMETER (FCRAM)

Parameter	Symbol	Va	Unit	Note	
Farameter	Зупьог	Min	Max	Onit	Note
CE1r High to OE Invalid Time for Standby Entry	t chox	20	_	ns	
CE1r High to WE Invalid Time for Standby Entry	t chwx	20	_	ns	*1
CE2r Low Hold Time after Power-up	t _{C2LH}	50	_	μs	*2
CE2r HIgh Hold Time after Power-up	t _{C2HL}	50	_	μs	*3
CE1r High Hold Time following CE2r High after Power-up	tснн	350	_	μs	*2
Input Transition Time	t⊤	1	25	ns	*4

^{*1:} It may write some data into any address location if tchwx is not satisfied.

• AC TEST CONDITIONS (FCRAM)


Parameter	Symbol	Condition	Value	Unit	Note
Input High Level	ViH	Vccr = 2.7 V to 3.1 V	2.3	V	
Input Low Level	Vıl	Vccr = 2.7 V to 3.1 V	0.4	V	
Input Timing Measurement Level	V _{REF}	Vccr = 2.7 V to 3.1 V	1.3	V	
Input Transition Time	t⊤	Between V _I L and V _I H	5	ns	

^{*2:} Must satisfy tcнн(Min) after tc2LH(Min).

^{*3:} Requires Power Down mode entry and exit after tc2HL.


^{*4:} The Input Transition Time (t₁) at AC testing is 5 ns as shown in below. If actual t₁ is longer than 5 ns, it may violate some timing parameters of AC specification.






Note : CE2r and $\overline{\text{WE}}$ must be High for entire read cycle.

• READ Timing #2 (CE1r Control Access) (FCRAM)




Note : CE2r and $\overline{\text{WE}}$ must be High for entire read cycle.

• READ Timing #3 (Address Access after OE Control Access) (FCRAM)




Note: CE2r and WE must be High for entire read cycle.


• READ Timing #4 (Address Access after CE1r Control Access) (FCRAM)




Note : CE2r and $\overline{\text{WE}}$ must be High for entire read cycle.



Note: CE2r must be High for write cycle.



Note: CE2r must be High for write cycle.




Note: CE2r must be High for write cycle.

• READ/WRITE Timing #1-1 (CE1r Control) (FCRAM) twc Address Write Address Read Address **t**ah CE1r t_{WRC} **t**CP tcw **t**wн. tws twn, WE t_{BS} **t**вн $\overline{\mathsf{UB}}, \overline{\mathsf{LB}}$ toncl, ŌĒ **t**cHZ **t**on tos ton, DQ Write Data Input Read Data Output


Note: Write address is valid from either $\overline{\text{CE1}}\text{r}$ or $\overline{\text{WE}}$ of last falling edge.

• READ/WRITE Timing #1-2 (CE1r Control) (FCRAM) **t**RC Address Read Address Write Address tasc twrc CE1r twrc(Min) **t**CP twн tws twн WE **t**BH **t**ce t_{BS} $\overline{\mathsf{UB}}, \overline{\mathsf{LB}}$ **t**ohcl ŌΕ **t**он DQ Write Data Input Read Data Output


Note: The toeh is specified from the time satisfied both twRc and twR (Min).




Note: $\overline{CE1}r$ can be tied to Low for \overline{WE} and \overline{OE} controlled operation. When $\overline{CE1}r$ is tied to Low, output is exclusively controlled by \overline{OE} .



POWER DOWN Timing (FCRAM)




• POWER-UP Timing 1 (FCRAM)




*: It is recommended CE2r to kept at Low during Vccr power-up. The tc2LH specifies after Vccr reaches specified minimum level.

POWER-UP Timing 2 (FCRAM)



*: The tc2LH specifies from CE2r Low to High transition after Vccr reaches specified minimum level. CE1r must be brought to High prior to or together with CE2r Low to High transition.

• Standby Entry Timing after Read or Write (FCRAM)




Note: Both tchox and tchwx define the earliest entry timing for Standby mode. If either of timing is not satisfied, it takes trace (Min) period from either last address transition of A₀ and A₁, or $\overline{CE1}$ r Low to High transition.

■ DATA RETENTION CHARACTERISTICS (FCRAM)

Parameter	Symbol	Conditions	Value		Unit
Farameter	Symbol	Conditions	Min	Max	Oillt
Vccr Data Retention Supply Voltage	V _{DR}	$\label{eq:center_constraints} \boxed{\frac{\overline{CE1}r = CE2r \geq V_{\text{CC}}r - 0.2 \text{ V or,}}{\overline{CE1}r = CE2r = V_{\text{IH}},}}$	2.1	3.1	V
Vccr Data Retention Supply Current	Idr	$ \begin{array}{l} 2.3 \ V \leq V ccr \leq 2.7 \ V, \\ V_{IN} = V_{IH} {}^* or \ V_{IL}, \\ \hline \overline{CE1} r = CE2r = V_{IH} {}^*, \ I_{OUT} = 0 \ mA \end{array} $	_	1	mA
	IDR1	$ \begin{array}{l} 2.3 \text{ V} \leq \text{Vccr} \leq 2.7 \text{ V}, \\ \text{V}_{\text{IN}} \leq 0.2 \text{ V or V}_{\text{IN}} \geq \text{Vccr} - 0.2 \text{ V}, \\ \hline \overline{\text{CE1}} r = \text{CE2} r \geq \text{Vccr} - 0.2 \text{ V}, \\ \hline \text{lout} = 0 \text{ mA} \end{array} $	_	70	μА
Data Retention Setup Time	t DRS	2.7 V ≤ Vccr ≤ 3.1 V at data retention entry	0	_	ns
Data Retention Recovery Time	t drr	2.7 V ≤ Vccr ≤ 3.1 V after data retention	90	_	ns
Vccr Voltage Transition Time	ΔV/Δt		0.5		V/µs

^{*:} $2.0 \text{ V} \le \text{V}_{\text{IH}} \le \text{V}_{\text{CC}} r + 0.3 \text{ V}$

• Data Retention Timing (FCRAM)



■ ERASE AND PROGRAMMING PERFORMANCE (Flash)

Parameter	Value			Unit	Remarks	
raiailletei	Min	Тур	Max	Oille	Keillaiks	
Sector Erase Time	_	0.5	2	S	Excludes programming time prior to erasure	
Word Programming Time	_	6	100	μs	Excludes system-level overhead	
Chip Programming Time	_	25.2	95	S	Excludes system-level overhead	
Erase/Program Cycle	100,000	_	_	cycle		

Note : Typical Erase conditions $T_A = +25$ °C, VCCf_1 & VCCf_2 = 2.9V

Typical Program conditions $T_A = +25^{\circ}C$, VCCf_1 & VCCf_2 = 2.9V

Data= Checker

■ PIN CAPACITANCE

Parameter	Symbol	Test Setup	Value		Unit
	Symbol	lest Setup	Тур	Max	Offic
Input Capacitance	Cin	V _{IN} = 0	11	14	pF
Output Capacitance	Соит	Vout = 0	12	16	pF
Control Pin Capacitance	C _{IN2}	V _{IN} = 0	14	16	pF
WP/ACC Pin Capacitance	Сімз	V _{IN} = 0	21.5	26	pF

Note: Test conditions $T_A = +25$ °C, f = 1.0 MHz


■ HANDLING OF PACKAGE

Please handle this package carefully since the sides of package create acute angles.

■ CAUTION


- The high voltage (V_{ID}) cannot apply to address pins and control pins except RESET. Exception is when autoselect and sector group protect function are used, then the high voltage (V_{ID}) can be applied to RESET.
- Without the high voltage (V_{ID}), sector group protection can be achieved by using "Extended Sector Group Protection" command.

■ ORDERING INFORMATION




■ APPENDIX A

• Isb2r vs. Vin Cycle Time



■ PACKAGE DIMENSION



FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0307 © FUJITSU LIMITED Printed in Japan