Stacked MCP (Multi-Chip Package) FLASH MEMORY & FCRAM CMOS

64M (×16) Page FLASH MEMORY & 32M (×16) Mobile FCRAM™

MB84VP23481FK-70

■ FEATURES

- Power Supply Voltage of 2.7 V to 3.1 V
- High Performance

25 ns maximum page read access time, 65 ns maximum random access time (Flash) 20 ns maximum page read access time, 70 ns maximum random access time (FCRAM)

- Operating Temperature
 - -30 °C to +85 °C
- Package 65-ball FBGA


(Continued)

■ PRODUCT LINEUP

	Flash	FCRAM
Supply Voltage (V)	$Vccf^* = 3.0 \ V_{-0.3 \ V}^{+0.1 \ V}$	$Vccr^* = 3.0 \ V_{-0.3 \ V}^{+0.1 \ V}$
Max Random Address Access Time (ns)	65	70
Max Page Address Access Time (ns)	25	20
Max CE Access Time (ns)	65	70
Max OE Access Time (ns)	25	40

^{*:} Both Vccf and Vccr must be the same level when either part is being accessed.

■ PACKAGE





(Continued)

- FLASH MEMORY

Simultaneous Read/Write Operations (Dual Bank)

• FlexBank™*1

Bank A: 8 Mbit (8 KB \times 8 and 64 KB \times 15)

Bank B: 24 Mbit (64 KB ×48)

Bank C: 24 Mbit (64 KB ×48)

Bank D: 8 Mbit (8 KB ×8 and 64 KB ×15)

• 8 words Page

• Compatible with JEDEC-standard commands

Uses same software commands as E²PROMs

• Minimum 100,000 Program/Erase Cycles

• Sector Erase Architecture

Eight 8 Kbytes, a hundred twenty-six 64 Kbytes, eight 8 Kbytes sectors.

Any combination of sectors can be concurrently erased. Also supports full chip erase

Dual Boot Block

Sixteen to 8Kbytes boot block sectors, eight at the top of the address range and eight at the bottom of the address range

HiddenROM Region

256 byte of HiddenROM, accessible through a new "HiddenROM Enable" command sequence Factory serialized and protected to provide a secure electronic serial number (ESN)

• WP/ACC Input Pin

At V_{IL} , allows protection of "outermost" 2×4 K words on both ends of boot sectors, regardless of sector protection/unprotection status

At VIH, allows removal of boot sector protection

At Vacc, increases program performance

• Embedded Erase™ *2 Algorithms

Automatically preprograms and erases the chip or any sector

• Embedded Program™ *2 Algorithms

Automatically writes and verifies data at specified address

• Data Polling and Toggle Bit feature for Detection of Program or Erase Cycle Completion

Ready/Busy Output (RY/BY)

Hardware method for detection of program or erase cycle completion

• Automatic Sleep Mode

When addresses remain stable, the device automatically switches itself to low power mode

Program Suspend/Resume

Suspends the program operation to allow a read in another byte

Erase Suspend/Resume

Suspends the erase operation to allow a read data and/or program in another sector within the same device

• New Sector Protection

Persistent Sector Protection

Password Sector Protection

• Please refer to "MBM29QM64DF" Datasheet in Detailed Function

(Continued)

— FCRAM™*3

• Power Dissipation


Operating : 30 mA Max Standby : 100 µA Max

• Power Down Mode

Sleep : $10 \mu A Max$ 4M Partial : $45 \mu A Max$ 8M Partial : $55 \mu A Max$ 16M Partial: $70 \mu A Max$

- Power Down Control by CE2r
- Byte Write Control: LB(DQ7 to DQ0), UB(DQ15 to DQ8)
- 8 words Page Access Capability
- *1: FlexBank™ is a trademark of Fujitsu Limited, Japan.
- *2: Embedded Erase™ and Embedded Program™ are trademarks of Advanced Micro Devices, Inc.
- *3: Mobile FCRAM™ is a trademark of Fujitsu Limited, Japan.


■ PIN ASSIGNMENT



■ PIN DESCRIPTION

Pin name	Input/ Output	Description
A ₂₀ to A ₀	I	Address Inputs (Common)
A ₂₁	I	Address Input (Flash)
DQ ₁₅ to DQ ₀	I/O	Data Inputs/Outputs (Common)
<u>CE</u> f	I	Chip Enable (Flash)
CE1r	I	Chip Enable (FCRAM)
CE2r	I	Chip Enable (FCRAM)
ŌĒ	I	Output Enable (Common)
WE	I	Write Enable (Common)
RY/BY	0	Ready/Busy Output (Flash) Open Drain Output
ŪB	I	Upper Byte Control (FCRAM)
ĪB	I	Lower Byte Control (FCRAM)
RESET	I	Hardware Reset Pin/Sector Protection Unlock (Flash)
WP/ACC	I	Write Protect / Acceleration (Flash)
N.C.	_	No Internal Connection
Vss	Power	Device Ground (Common)
Vccf	Power	Device Power Supply (Flash)
Vccr	Power	Device Power Supply (FCRAM)

■ BLOCK DIAGRAM



■ DEVICE BUS OPERATIONS

Operation*1, *2	CEf	CE1r	CE2r	ΘĒ	WE	LB	UB	A ₂₁ to A ₀	DQ7 to DQ0	DQ ₁₅ to DQ ₈	RESET	WP/ACC*9
Full Standby	Н	Н	Н	Χ	Χ	Χ	Х	Х	High-Z	High-Z	Н	Х
Output Disable*3	Н	L	Н	Н	Н	Х	Х	X*8	High-Z	High-Z	Н	Х
Output Disable*3	L	Н	11	11	11	^	^	Λ "	i iigii-Z	i ligii-Z		^
Read from Flash*4	L	Н	Н	L	Н	Х	Х	Valid	D оит	Dout	Н	Х
Write to Flash	L	Н	Н	Н	L	Х	Х	Valid	Din	Din	Н	Х
						L	L		Din	Din		
Read from FCRAM	Н	L	Н	L	Н	Н	L	Valid	High-Z	Din	Н	Х
						L	Н		Din	High-Z		
FCRAM No Read	Н	L	Н	L	Н	Н	Н	Valid	High-Z	High-Z	Н	Х
						L	L		Din	Din		
Write to FCRAM	Н	L	Н	H*7	L	Н	L	Valid	High-Z	Din	Н	Х
						L	Н		Din	High-Z		
FCRAM No Write	Н	L	Н	H*7	L	Н	Н	Valid	High-Z	High-Z	Н	Х
Flash Temporary Sector Group Unprotection*5	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	VID	Х
Flash Hardware Reset	Х	Н	Н	Х	Х	Х	Х	Х	High-Z	High-Z	L	Х
Flash Boot Block Sector Write Protection	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	L
FCRAM Power Down*6	Х	Х	L	Χ	Χ	Х	Χ	Х	Х	Х	Х	Х

Legend: L = V_{IL} , H = V_{IH} , X can be either V_{IL} or V_{IH} , High-Z = High Impedance. See $\blacksquare DC$ CHARACTERISTICS for voltage levels.

- *1: Other operations except for indicated this column are inhibited.
- *2: Do not apply for two or more states of the following conditions at the same time;
 - $\overline{CE}f = V_{IL}$
 - CE1r = V_{IL} and CE2r = V_{IH}
- $^{*}3$: Should not be kept FCRAM Output Disable condition longer than $1\mu s$.
- *4 : WE can be V_{IL} if OE is V_{IL}, OE at V_{IH} initiates the write operations.
- *5: It is also used for the extended sector group protections.
- *6: FCRAM Power Down mode can be entered from Standby state and all DQ pins are in High-Z state.

 Data retention depends on the selection of Power Down Program. Please refer to "Power Down Program" in FCRAM Characteristics part.
- *7: OE can be V_L during Write operation if the following conditions are satisfied;
 - 1) Write pulse is initiated by $\overline{\text{CE}}1r$ (refer to $\overline{\text{CE}}1r$ Controlled Write timing), or cycle time of the previous operation cycle is satisfied.
 - 2) OE stays V_{IL} during Write cycle.
- *8: Can be either VIL or VIH but must be valid before Read or Write.
- *9: Protect "outer most" 2x8K bytes (4 words) on both ends of the boot block sectors.

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rat	Unit	
Parameter	Symbol	Min	Max	Unit
Storage Temperature	Tstg	- 55	+125	°C
Ambient Temperature with Power Applied	TA	-30	+85	°C
Voltage with Respect to Ground All pins	VIN, VOUT	-0.3	Vccf + 0.3	V
except RESET, WP/ACC *1	V IN, V OUT	-0.3	Vccr + 0.3	V
Vccf/Vccr Supply *1	Vccf, Vccr	-0.3	+3.3	V
RESET *2	Vin	-0.5	+ 13.0	V
WP/ACC *3	Vin	-0.5	+10.5	V

- *1 Minimum DC voltage on input or I/O pins is -0.3 V. During voltage transitions, input or I/O pins may undershoot Vss to -1.0 V for periods of up to 5 ns. Maximum DC voltage on input or I/O pins is Vccf + 0.3 V or Vccr + 0.3 V. During voltage transitions, input or I/O pins may overshoot to Vccf + 2.0 V or Vccr + 1.0 V for periods of up to 5 ns.
- *2: Minimum DC input voltage on RESET pin is −0.5 V. During voltage transitions RESET pins may undershoot Vss to −2.0 V for periods of up to 20 ns. Voltage difference between input and supply voltage (V_{IN}-V_{CC}f) does not exceed +9.0 V. Maximum DC input voltage on RESET pins is +13.0 V which may overshoot to +14.0 V for periods of up to 20 ns.
- *3: Minimum DC input voltage on WP/ACC pin is -0.5 V. During voltage transitions, WP/ACC pin may undershoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC input voltage on WP/ACC pin is +10.5 V which may overshoot to +12.0 V for periods of up to 20 ns, when Vccf is applied.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Value	Unit		
Farameter	Symbol	Min	Max	Joint	
Ambient Temperature	TA	-30	+85	°C	
Vccf/Vccr Supply Voltages	Vccf, Vccr	+2.7	+3.1	V	

Note: Operating ranges define those limits between which the functionality of the device is guaranteed.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

■ DC CHARACTERISTICS

	Sym-						
Parameter	bol	Conditions		Min	Тур	Max	Unit
Input Leakage Current	lы	VIN = Vss to Vccf, Vccr	-1.0	_	+1.0	μΑ	
Output Leakage Current	ILO	Vout = Vss to Vccf, Vccr, Ou	utput Disable	-1.0	_	+1.0	μΑ
RESET Inputs Leakage Current (Flash)	Ішт	Vccf = Vccf Max, RESET =	= 12.5 V	_	_	35	μΑ
WP/ACC Acceleration Program Current (Flash)	ILIA	Vccf = Vccf Max, WP/ACC	_	_	20	mA	
Flash Vcc Active Current *1,*6 (Initial/Random Read)	Icc ₁ f	$\overline{CEf} = V_{IL}, \overline{OE} = V_{IH}, f = 10$ $\overline{CEf} = V_{IL}, \overline{OE} = V_{IH}, f = 5$			_	45 20	mA mA
Flash Vcc Active Current *2	Icc2f	$\overline{CE}f = V_{IL}, \overline{OE} = V_{IH}$	IVII IZ			25	mA
Flash Vcc Current (Page Mode) *9,*6	Icc3f	$\overline{CEf} = V_{IL}, \overline{OE} = V_{IH}, f = 40$) MHz		_	10	mA
Flash Vcc Active Current*5,*6 (Read-While-Program)	Icc4f	$\overline{CEf} = V_{IL}, \overline{OE} = V_{IH}$, <u>.</u>	_	_	45	mA
Flash Vcc Active Current*5,*6 (Read-While-Erase)	lcc5f	CEf = VIL, OE = VIH	_	_	45	mA	
Flash Vcc Active Current*5,*6 (Erase-Suspend-Program)	lcc6f	Œf = Vı∟, ŌE = Vıн	_	_	25	mA	
Flash Vcc Current (Standby) *6	I _{SB1} f	$\frac{\text{Vccf} = \text{Vccf Max}, \overline{\text{CEf}} = \text{Vcc}}{\text{RESET} = \text{Vccf} \pm 0.3 \text{ V},}$ $\overline{\text{WP/ACC} = \text{Vccf} \pm 0.3 \text{ V}}$	_	1	5	μΑ	
Flash Vcc Current (Standby, Reset) *6	I _{SB2} f	Vccf = Vccf Max, RESET=	: Vss ±0.3 V	_	1	5	μΑ
Flash Vcc Current (Automatic Sleep Mode)*3	I _{SB3} f	$\frac{\text{Vccf} = \text{Vccf Max, } \overline{\text{CE}}\text{f= Vss}}{\text{RESET} = \text{Vccf} \pm 0.3 \text{ V,}}$ $\text{Vin} = \text{Vccf} \pm 0.3 \text{ V or Vssf} \pm 0.3 \text{ V}$	•	_	1	5	μΑ
FCRAM Vcc Active Current *6, *8	lcc1r	Vccr = Vccr Max, CE1r = V _I L, CE2r = V _I H,	t _{RC} / t _{WC} =Min	_	_	30	Л
FCRAIN Vcc Active Current 10, 10	lcc2r	$V_{IN} = V_{IH} \text{ or } V_{IL},$ $I_{OUT} = 0 \text{ mA}^{*7}$	t _{RC} / t _{WC} =1μs	_	_	3	mA
FCRAM Vcc Page Read Current *6, *8	lcc3r	Vccr = Vccr Max, VIN = VIH CE1r = VIL, CE2r = VIH, IOU tprc=Min	_	_	10	mA	
FCRAM Vcc Standby Current *6, *8	ls _{B1} r	$\begin{aligned} & \text{Vccr} = \text{Vccr Max,} \\ & \underline{\text{Vin}} \leq 0.2 \text{V or} \geq \text{Vccr} - 0.2 \text{V} \\ & \overline{\text{CE}} \text{1r} \geq \text{Vccr} - 0.2 \text{V, CE2r} \end{aligned}$	_	_	100	μА	
	IDDPS		Sleep	_	_	10	μΑ
FCRAM Vcc Power Down Current *6, *8	IDDP4r	Vccr = Vccr Max,	4M Partial	_	_	45	μΑ
TOTAM VCC FOWER DOWN CUITERIL 9, 9	IDDP8r	CE2r ≤ 0.2V, Vın = Vıh or Vıl	8M Partial	_	_	55	μΑ
	IDDP16		16M Partial	_	_	70	μΑ

Parameter	Sym-	Conditions				Unit		
Parameter	bol	Conditions		Min	Тур	Max	31.11	
Input Low Level	VIL	_	_			Vcc×0.2 *6	V	
Input High Level	VIH	_	Vcc×0.8	-	Vcc+0.2	V		
Voltage for Sector Protection, and Temporary Sector Unprotection (RESET) *4	VID	_	11.5	12	12.5	V		
Voltage for WP/ACC Sector Protection/Unprotection and Program Acceleration *4	Vacc	_		8.5	9.0	9.5	V	
Output Low Voltage Level	Volf	Vccf = Vccf Min, IoL=4.0 mA	Flash	_	_	0.4	V	
Output Low Voltage Level	Volr	Vccr = Vccr Min, IoL =1.0mA	FCRAM	_	_	0.4	V	
Output High Voltage Level	Vонf	Vccf = Vccf Min, Iон=–2.0 mA	Flash	2.4		_	V	
Output High Voltage Level	Vон r	Vccr = Vccr Min, Iон=-0.5 mA	FCRAM	2.4	_	_	V	
Flash Low Vccf Lock-Out Voltage	VLKO	_		2.3	2.4	2.5	V	

^{*1:} The lcc current listed includes both the DC operating current and the frequency dependent component.

^{*2:} lcc active while Embedded Algorithm (program or erase) is in progress.

^{*3:} Automatic sleep mode enables the low power mode when address remains stable for 150 ns.

^{*4:} Applicable for only Vccf applying.

^{*5:} Embedded Algorithm (program or erase) is in progress. (@5 MHz)

^{*6:} Vcc indicates lower of Vccf or Vccr.

^{*7:} FCRAM Characteristics are measured after following POWER-UP timing.

^{*8:} lout depends on the output load conditions.


^{*9:} Address except A2, A1 and A0 are fixed.

■ AC CHARACTERISTICS

• CE Timing

Parameter	Syn	nbol	Condition	Va	Unit		
Faranietei	JEDEC	Standard	Condition	Min	Max		
CE Recover Time	_	tccr	_	0	_	ns	
CE Hold Time	_	t CHOLD	_	3	_	ns	
CE1r High to WE Invalid time for Standby Entry	_	t chwx	_	10	_	ns	

• Timing Diagram for alternating RAM to Flash



Flash Characteristics


Please refer to "■64 M PAEG FLASH MEMORY CHARACTERISTICS for MCP".

• FCRAM Characteristics

Please refer to "■32 M FCRAM CHARACTERISTICS for MCP".

■ 64 M PAEG FLASH MEMORY CHARACTERISTICS for MCP

- 1. Flexible Sector-erase Architecture on FLASH MEMORY
 - Sixteen 4K words, and one hundred twenty-six 32 K words.
 - Individual-sector, multiple-sector, or bulk-erase capability.



• FlexBank™ Architecture

Bank		Bank 1	Bank 2				
Splits	Volume	Combination	Volume	Combination			
1	8 Mbit	Bank A	56 Mbit	Remainder (Bank B, C, D)			
2	24 Mbit	Bank B	40 Mbit	Remainder (Bank A, C, D)			
3	24 Mbit	Bank C	40 Mbit	Remainder (Bank A, B, D)			
4	8 Mbit	Bank D	56 Mbit	Remainder (Bank A, B, C)			

• Example of Virtual Banks Combination

Bank		Ва	nk 1		Ba	ank 2
Splits	Volume	Combination	Sector Size	Volume	Combination	Sector Size
					Bank B	
			8 × 8 Kbyte/4 Kword		+	8 × 8 Kbyte/4 Kword
1	8 Mbit	Bank A	+	56 Mbit	Bank C	+
			15 × 64 Kbyte/32 Kword		+	111 × 64 Kbyte/32 Kword
					Bank D	
		Bank A	16 × 8 Kbyte/4 Kword		Bank B	
2	16 Mbit			48 Mbit	+	96 × 64 Kbyte/32 Kword
		Bank D	30 × 64 Kbyte/32 Kword		Bank C	
					Bank A	
					+	16 × 8 Kbyte/4 Kword
3	24 Mbit	Bank B	48 × 64 Kbyte/32 Kword	40 Mbit	Bank C	+
					+	78 × 64 Kbyte/32 Kword
					Bank D	
		Bank A	8 × 8 Kbyte/4 Kword		Bank C	8 × 8 Kbyte/4 Kword
4	32 Mbit	+	+	32 Mbit	+	+
		Bank B	63 × 64 Kbyte/32 Kword		Bank D	63 × 64 Kbyte/32 Kword

Note: When multiple sector erase over several banks is operated, the system cannot read out of the bank to which a sector being erased belongs. For example, suppose that erasing is taking place at both Bank A and Bank B, neither Bank A nor Bank B is read out (they would output the sequence flag once they were selected.)

Meanwhile the system would get to read from either Bank C or Bank D.

• Simultaneous Operation

Case	Bank 1 Status	Bank 2 Status				
1	Read mode	Read mode				
2	Read mode	Autoselect mode				
3	Read mode	Program mode				
4	Read mode	Erase mode *				
5	Autoselect mode	Read mode				
6	Program mode	Read mode				
7	Erase mode *	Read mode				

^{*:} By writing erase suspend command on the bank address of sector being erased, the erase operation gets suspended so that it enables reading from or programming the remaining sectors.

Note: Bank 1 and Bank 2 are divided for the sake of convenience at Simultaneous Operation. Actually, the Bank consists of 4 banks, Bank A, Bank B, Bank C and Bank D. Bank Address (BA) meant to specify each of the Banks.

• Sector Address Tables

					S	ector /	Addres	SS				Address Range
Bank	Sector	Ban	k Add	ress								Word Modo
		A 21	A ₂₀	A 19	A 18	A 17	A 16	A 15	A 14	A 13	A 12	Word Mode
	SA0	0	0	0	0	0	0	0	0	0	0	000000h to 000FFFh
	SA1	0	0	0	0	0	0	0	0	0	1	001000h to 001FFFh
	SA2	0	0	0	0	0	0	0	0	1	0	002000h to 002FFFh
	SA3	0	0	0	0	0	0	0	0	1	1	003000h to 003FFFh
	SA4	0	0	0	0	0	0	0	1	0	0	004000h to 004FFFh
	SA5	0	0	0	0	0	0	0	1	0	1	005000h to 005FFFh
	SA6	0	0	0	0	0	0	0	1	1	0	006000h to 006FFFh
	SA7	0	0	0	0	0	0	0	1	1	1	007000h to 007FFFh
	SA8	0	0	0	0	0	0	1	Х	Х	Х	008000h to 00FFFFh
	SA9	0	0	0	0	0	1	0	Х	Х	Х	010000h to 017FFFh
	SA10	0	0	0	0	0	1	1	Х	Х	Х	018000h to 01FFFFh
Bank A	SA11	0	0	0	0	1	0	0	Х	X	Х	020000h to 027FFFh
	SA12	0	0	0	0	1	0	1	Х	Х	Х	028000h to 02FFFFh
	SA13	0	0	0	0	1	1	0	Х	Х	Х	030000h to 037FFFh
	SA14	0	0	0	0	1	1	1	Х	Х	Х	038000h to 03FFFFh
	SA15	0	0	0	1	0	0	0	Х	Х	Х	040000h to 047FFFh
	SA16	0	0	0	1	0	0	1	Х	Х	Х	048000h to 04FFFFh
	SA17	0	0	0	1	0	1	0	Х	Х	Х	050000h to 057FFFh
	SA18	0	0	0	1	0	1	1	Х	Х	Х	058000h to 05FFFFh
	SA19	0	0	0	1	1	0	0	Х	Х	Х	060000h to 067FFFh
	SA20	0	0	0	1	1	0	1	Х	Х	Х	068000h to 06FFFFh
	SA21	0	0	0	1	1	1	0	Х	Х	Х	070000h to 077FFFh
	SA22	0	0	0	1	1	1	1	Х	Х	Х	078000h to 07FFFFh

					S	ector A	Addres	SS				Address Range
Bank	Sector	Ban	k Add	ress								Word Mode
		A 21	A 20	A 19	A 18	A 17	A 16	A 15	A 14	A 13	A 12	Word Mode
	SA23	0	0	1	0	0	0	0	Х	Х	Х	080000h to 087FFFh
	SA24	0	0	1	0	0	0	1	Х	Х	Х	088000h to 08FFFFh
	SA25	0	0	1	0	0	1	0	Х	Х	Х	090000h to 097FFFh
	SA26	0	0	1	0	0	1	1	X	Х	Х	098000h to 09FFFFh
	SA27	0	0	1	0	1	0	0	X	Х	Х	0A0000h to 0A7FFFh
	SA28	0	0	1	0	1	0	1	X	X	Х	0A8000h to 0AFFFFh
	SA29	0	0	1	0	1	1	0	Х	Х	Х	0B0000h to 0B7FFFh
	SA30	0	0	1	0	1	1	1	X	Х	Х	0B8000h to 0BFFFFh
	SA31	0	0	1	1	0	0	0	Х	Х	Х	0C0000h to 0C7FFh
	SA32	0	0	1	1	0	0	1	Х	Х	Х	0C8000h to 0CFFFFh
	SA33	0	0	1	1	0	1	0	Х	Х	Х	0D0000h to 0D7FFFh
	SA34	0	0	1	1	0	1	1	Х	Х	Х	0D8000h to 0DFFFFh
	SA35	0	0	1	1	1	0	0	Х	Х	Х	0E0000h to 0E7FFFh
	SA36	0	0	1	1	1	0	1	Х	Х	Х	0E8000h to 0EFFFFh
	SA37	0	0	1	1	1	1	0	Х	Х	Х	0F0000h to 0F7FFFh
	SA38	0	0	1	1	1	1	1	Х	Х	Х	0F8000h to 0FFFFFh
	SA39	0	1	0	0	0	0	0	Х	Х	Х	100000h to 107FFFh
	SA40	0	1	0	0	0	0	1	Х	Х	Х	108000h to 10FFFFh
	SA41	0	1	0	0	0	1	0	Х	Х	Х	110000h to 117FFFh
	SA42	0	1	0	0	0	1	1	Х	Х	Х	118000h to 11FFFFh
	SA43	0	1	0	0	1	0	0	Х	Х	Х	120000h to 127FFFh
	SA44	0	1	0	0	1	0	1	Х	Х	Х	128000h to 12FFFFh
	SA45	0	1	0	0	1	1	0	X	X	X	130000h to 137FFFh
	SA46	0	1	0	0	1	1	1	X	X	X	138000h to 13FFFFh
Bank B	SA47	0	1	0	1	0	0	0	X	X	X	140000h to 147FFFh
	SA48	0	1	0	1	0	0	1	X	X	X	148000h to 14FFFFh
	SA49	0	1	0	1	0	1	0	X	X	X	150000h to 157FFFh
	SA50	0	1	0	1	0	1	1	X	X	X	158000h to 15FFFFh
	SA51	0	1	0	1	1	0	0	X	X	X	160000h to 167FFFh
	SA52	0	1	0	1	1	0	1	X	X	X	168000h to 16FFFFh
	SA53	0	1	0	1	1	1	0	X	X	X	170000h to 177FFFh
	SA54	0	1	0	1	1	1	1	X	X	X	178000h to 17FFFFh
	SA55	0	1	1	0	0	0	0	X	X	X	180000h to 187FFFh
	SA56	0	1	1	0	0	0	1	X	X	X	188000h to 18FFFFh
	SA57	0	1	1	0	0	1	0	X	X	X	190000h to 197FFFh
	SA58	0	1	1	0	0	1	1	X	X	X	198000h to 19FFFFh
	SA59	0	1	1	0	1	0	0	X	X	X	1A0000h to 1A7FFFh
	SA60	0	1	1	0	1	0	1	X	X	X	1A8000h to 1AFFFFh
	SA61	0	1	1	0	1	1	0	X	X	X	1B0000h to 1B7FFFh
	SA62	0	1	1	0	1	1	1	X	X	X	1B8000h to 1BFFFFh
	SA63	0	1	1	1	0	0	0	X	X	X	1C0000h to 1C7FFFh
	SA64	0	1	1	1	0	0	1	X	X	X	1C8000h to 1CFFFFh
	SA65	0	1	1	1	0	1	0	X	X	X	1D0000h to 1D7FFFh
	SA65 SA66	0	1	1	1	0	1	1	X	X	X	1D8000h to 1D7FFFh
	SA67	0	1	1	1	1	0	0	X	X	X	1E0000h to 1E7FFFh
		0	1	1	1	1	_	1	X	X	X	
	SA68 SA69	0	1		1	1	0	0	X	X	X	1E8000h to 1EFFFFh
	SA69 SA70	0	1	1	1	1	1	1	X	X	X	1F0000h to 1F7FFFh 1F8000h to 1FFFFFh
	SAIU	U	_ '	_ '	_ '	_ '	_ '	'	_ ^	_ ^	^	(Continued

Bank Se					S	ector /	Addres	SS				Address Range
Bank	Sector	Ban	k Add	ress								
		A 21	A ₂₀	A 19	A 18	A 17	A 16	A 15	A 14	A 13	A 12	Word Mode
	SA71	1	0	0	0	0	0	0	Х	Х	Х	200000h to 207FFFh
	SA72	1	0	0	0	0	0	1	Х	Х	Х	208000h to 20FFFFh
	SA73	1	0	0	0	0	1	0	Х	Х	Х	210000h to 217FFFh
	SA74	1	0	0	0	0	1	1	Х	Х	Х	218000h to 21FFFFh
	SA75	1	0	0	0	1	0	0	Х	Х	Х	220000h to 227FFFh
	SA76	1	0	0	0	1	0	1	Х	Х	Х	228000h to 22FFFFh
	SA77	1	0	0	0	1	1	0	Х	Х	Х	230000h to 237FFFh
	SA78	1	0	0	0	1	1	1	Х	Х	Х	238000h to 23FFFFh
	SA79	1	0	0	1	0	0	0	X	Х	Х	240000h to 247FFFh
	SA80	1	0	0	1	0	0	1	Х	Х	Х	248000h to 24FFFFh
	SA81	1	0	0	1	0	1	0	Х	Х	Х	250000h to 257FFFh
	SA82	1	0	0	1	0	1	1	Х	Х	Х	258000h to 25FFFFh
	SA83	1	0	0	1	1	0	0	Х	Х	Х	260000h to 267FFFh
	SA84	1	0	0	1	1	0	1	Х	Х	Х	268000h to 26FFFFh
	SA85	1	0	0	1	1	1	0	Х	Х	Х	270000h to 277FFFh
	SA86	1	0	0	1	1	1	1	Х	Х	Х	278000h to 27FFFFh
	SA87	1	0	1	0	0	0	0	Х	Х	Х	280000h to 287FFFh
	SA88	1	0	1	0	0	0	1	Х	Х	Х	288000h to 28FFFFh
	SA89	1	0	1	0	0	1	0	Х	Х	Х	290000h to 297FFFh
	SA90	1	0	1	0	0	1	1	Х	Х	Х	298000h to 29FFFFh
	SA91	1	0	1	0	1	0	0	Х	Х	Х	2A0000h to 2A7FFFh
	SA92	1	0	1	0	1	0	1	Х	Х	Х	2A8000h to 2AFFFFh
	SA93	1	0	1	0	1	1	0	Х	Х	Х	2B0000h to 2B7FFFh
Damla O	SA94	1	0	1	0	1	1	1	Х	Х	Х	2B8000h to 2BFFFFh
Bank C	SA95	1	0	1	1	0	0	0	Х	Х	Х	2C0000h to 2C7FFFh
	SA96	1	0	1	1	0	0	1	Х	Х	Х	2C8000h to 2CFFFFh
	SA97	1	0	1	1	0	1	0	Х	Х	Х	2D0000h to 2D7FFFh
	SA98	1	0	1	1	0	1	1	Х	Х	Х	2D8000h to 2DFFFFh
	SA99	1	0	1	1	1	0	0	Х	Х	Х	2E0000h to 2E7FFFh
	SA100	1	0	1	1	1	0	1	Х	Х	Х	2E8000h to 2EFFFFh
	SA101	1	0	1	1	1	1	0	Х	Х	Х	2F0000h to 2F7FFFh
	SA102	1	0	1	1	1	1	1	Х	Х	Х	2F8000h to 2FFFFFh
	SA103	1	1	0	0	0	0	0	Х	Х	Х	300000h to 307FFFh
	SA104	1	1	0	0	0	0	1	Х	Х	Х	308000h to 30FFFFh
	SA105	1	1	0	0	0	1	0	Х	Х	Х	310000h to 317FFFh
	SA106	1	1	0	0	0	1	1	Х	Х	Х	318000h to 31FFFFh
	SA107	1	1	0	0	1	0	0	Х	Х	Х	320000h to 327FFFh
	SA108	1	1	0	0	1	0	1	Х	Х	Х	328000h to 32FFFFh
	SA109	1	1	0	0	1	1	0	Х	Х	Х	330000h to 337FFFh
	SA110	1	1	0	0	1	1	1	Х	Х	Х	338000h to 33FFFFh
	SA111	1	1	0	1	0	0	0	Х	Х	Х	340000h to 347FFFh
	SA112	1	1	0	1	0	0	1	Х	Х	Х	348000h to 34FFFFh
	SA113	1	1	0	1	0	1	0	Х	Х	Х	350000h to 357FFFh
	SA114	1	1	0	1	0	1	1	Х	Х	Х	358000h to 35FFFFh
	SA115	1	1	0	1	1	0	0	Х	Х	Х	360000h to 367FFFh
	SA116	1	1	0	1	1	0	1	Х	Х	Х	368000h to 36FFFFh
	SA117	1	1	0	1	1	1	0	Х	Х	Х	370000h to 377FFFh
	SA118	1	1	0	1	1	1	1	Х	Х	Х	378000h to 37FFFFh

					S	ector /	Addres	SS				Address Range
Bank	Sector	Ban	k Add	ress								Mond Mode
		A 21	A ₂₀	A 19	A 18	A 17	A 16	A 15	A 14	A 13	A 12	Word Mode
	SA119	1	1	1	0	0	0	0	Х	Х	Х	380000h to 387FFFh
	SA120	1	1	1	0	0	0	1	Х	Х	X	388000h to 38FFFFh
	SA121	1	1	1	0	0	1	0	Х	Х	Х	390000h to 397FFFh
	SA122	1	1	1	0	0	1	1	Х	Х	Х	398000h to 39FFFFh
	SA123	1	1	1	0	1	0	0	Х	X	Х	3A0000h to 3A7FFFh
	SA124	1	1	1	0	1	0	1	Х	Х	X	3A8000h to 3AFFFFh
	SA125	1	1	1	0	1	1	0	Х	X	Х	3B0000h to 3B7FFFh
	SA126	1	1	1	0	1	1	1	Х	X	Х	3B8000h to 3BFFFFh
	SA127	1	1	1	1	0	0	0	Х	Х	X	3C0000h to 3C7FFFh
	SA128	1	1	1	1	0	0	1	Х	Х	Х	3C8000h to 3CFFFFh
	SA129	1	1	1	1	0	1	0	Х	X	Х	3D0000h to 3D7FFFh
Bank D	SA130	1	1	1	1	0	1	1	Х	Х	Х	3D8000h to 3DFFFFh
	SA131	1	1	1	1	1	0	0	Х	X	Х	3E0000h to 3E7FFFh
	SA132	1	1	1	1	1	0	1	Х	Х	Х	3E8000h to 3EFFFFh
	SA133	1	1	1	1	1	1	0	Х	Х	Х	3F0000h to 3F7FFFh
	SA134	1	1	1	1	1	1	1	0	0	0	3F8000h to 3F8FFFh
	SA135	1	1	1	1	1	1	1	0	0	1	3F9000h to 3F9FFFh
	SA136	1	1	1	1	1	1	1	0	1	0	3FA000h to 3FAFFFh
	SA137	1	1	1	1	1	1	1	0	1	1	3FB000h to 3FBFFFh
	SA138	1	1	1	1	1	1	1	1	0	0	3FC000h to 3FCFFFh
	SA139	1	1	1	1	1	1	1	1	0	1	3FD000h to 3FDFFFh
	SA140	1	1	1	1	1	1	1	1	1	0	3FE000h to 3FEFFFh
	SA141	1	1	1	1	1	1	1	1	1	1	3FF000h to 3FFFFFh

• Sector Group Addresses

SGA0 0	SA0 SA1 SA2 SA3 SA4
SGA2 0 0 0 0 0 0 0 1 0 SGA3 0 0 0 0 0 0 0 0 1 1 SGA4 0 0 0 0 0 0 0 1 0 0 SGA5 0 0 0 0 0 0 1 0 1 SGA6 0 0 0 0 0 0 1 1 0 SGA7 0 0 0 0 0 0 1 1 1	SA2 SA3 SA4
SGA3 0 0 0 0 0 0 0 1 1 SGA4 0 0 0 0 0 0 0 1 0 0 SGA5 0 0 0 0 0 0 1 0 1 SGA6 0 0 0 0 0 0 1 1 0 SGA7 0 0 0 0 0 0 1 1 1	SA3 SA4
SGA3 0 0 0 0 0 0 0 1 1 SGA4 0 0 0 0 0 0 0 1 0 0 SGA5 0 0 0 0 0 0 1 0 1 SGA6 0 0 0 0 0 0 1 1 0 SGA7 0 0 0 0 0 0 1 1 1	SA3 SA4
SGA4 0 0 0 0 0 0 1 0 0 SGA5 0 0 0 0 0 0 1 0 1 SGA6 0 0 0 0 0 0 1 1 0 SGA7 0 0 0 0 0 0 1 1 1	SA4
SGA6 0 0 0 0 0 0 1 1 0 SGA7 0 0 0 0 0 0 1 1 1	
SGA6 0 0 0 0 0 0 1 1 0 SGA7 0 0 0 0 0 0 1 1 1	SA5
SGA7 0 0 0 0 0 0 1 1 1	SA6
	SA7
SGA8 0 0 0 0 0 1 0 X X X SA	8 to SA10
SGA9 0 0 0 1 X X X X SA1	1 to SA14
SGA10 0 0 1 0 X X X X X SA1	5 to SA18
SGA11 0 0 0 1 1 X X X X X SA1	9 to SA22
SGA12 0 0 1 0 0 X X X X X SA2	23 to SA26
SGA13 0 0 1 0 1 X X X X X SA2	27 to SA30
SGA14 0 0 1 1 0 X X X X X SA3	31 to SA34
SGA15 0 0 1 1 1 X X X X X SA3	85 to SA38
	9 to SA42
SGA17 0 1 0 0 1 X X X X X SA4	3 to SA46
	7 to SA50
SGA19 0 1 0 1 1 X X X X X SA5	1 to SA54
SGA20 0 1 1 0 0 X X X X X SA5	55 to SA58
	9 to SA62
	3 to SA66
SGA23 0 1 1 1 1 X X X X X SA6	67 to SA70
SGA24 1 0 0 0 0 X X X X X SA7	'1 to SA74
SGA25 1 0 0 0 1 X X X X X SA7	'5 to SA78
SGA26 1 0 0 1 0 X X X X X SA7	'9 to SA82
SGA27 1 0 0 1 1 X X X X X SA8	33 to SA86
SGA28 1 0 1 0 0 X X X X X SA8	37 to SA90
SGA29 1 0 1 0 1 X X X X X SA9	1 to SA94
SGA30 1 0 1 1 0 X X X X X SA9	95 to SA98
SGA31 1 0 1 1 1 X X X X X SA9	9 to SA102
SGA32 1 1 0 0 0 X X X X X SA10	3 to SA106
SGA33 1 1 0 0 1 X X X X SA10	7 to SA110
SGA34 1 1 0 1 0 X X X X X SA11	1 to SA114
SGA35 1 1 0 1 1 X X X X X SA11	5 to SA118
SGA36 1 1 1 0 0 X X X X X SA11	9 to SA122
SGA37 1 1 1 0 1 X X X X X SA12	23 to SA126
SGA38 1 1 1 1 0 X X X X X SA12	27 to SA130
SGA39	31 to SA133
SGA40 1 1 1 1 1 1 0 0 0	SA134
SGA41 1 1 1 1 1 1 0 0 1	SA135
SGA42 1 1 1 1 1 1 0 1 0	SA136
SGA43 1 1 1 1 1 1 0 1 1	SA137
SGA44 1 1 1 1 1 1 1 0 0	SA138
SGA45 1 1 1 1 1 1 1 0 1	SA139
SGA46 1 1 1 1 1 1 1 1 0	SA140
SGA47 1 1 1 1 1 1 1 1 1 1 1 1	SA141

• Flash Memory Autoselect Codes

Туре	A ₂₁ to A ₁₂	A 6	A 5	A 4	A 3	A 2	A 1	Ao	Code (HEX)
Manufacture's Code	BA	VIL	х	х	VIL	VIL	VIL	VIL	04h
Device Code	BA	VIL	х	х	VIL	VIL	VIL	ViH	227Eh
Extended Device Code*2	BA	VIL	х	х	Vін	Vін	Vін	VIL	2215h
Exterided Device Code	BA	VIL	х	х	Vін	Vін	Vін	Vін	2201h
Sector Group Protection*1	Sector Group Addresses	VIL	ViH	ViH	ViH	VIL	ViH	VIL	01h*1

^{*1:}Sector Group can be protected by "Sector Group Protection", "Extended Sector Group Protection" and "New Sector Protection (PPB Protection)".

Outputs 01h at protected sector group addresses and outputs 00h at unprotected sector group addresses.

^{*2:}A read cycle at address (BA) 01h outputs device code. When 227Eh is output, it indicates that two additional codes, called Extended Device Codes, will be required. Therefore the system may continue reading out these Extended Device Codes at the address of (BA) 0Eh, as well as at (BA) 0Fh

• Flash Memory Command Definitions

Command Sequence	Bus Write Cy- cles	First Write	Bus Cycle	Seco Bu Write	IS	Third Write		Fourtl Read/ Cyc	Write	Fifth Write		Sixth Write		Seve Bu Write	ıs
-	Req'd	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data
Read/Reset *1	2	XXXh	F0h	RA	RD	_	_	_	_	_	_	_	_	_	_
Read/Reset *1	4	555h	AAh	2AAh	55h	555h	F0h	RA	RD		_	_	1		_
Autoselect	3	555h	AAh	2AAh	55h	(BA) 555h	90h	_	_		_	_		-	_
Program	4	555h	AAh	2AAh	55h	555h	A0h	PA	PD		_	_	1		_
Chip Erase	6	555h	AAh	2AAh	55h	555h	80h	555h	AAh	2AAh	55h	555h	10h	_	_
Sector Erase	6	555h	AAh	2AAh	55h	555h	80h	555h	AAh	2AAh	55h	SA	30h		_
Program/Erase Suspend	1	ВА	B0h	ı					_	ı				l	_
Program/Erase Resume	1	ВА	30h	ı					_	ı			1	ı	_
Set to Fast Mode	3	555h	AAh	2AAh	55h	555h	20h	_	_		_	_	1		_
Fast Program *2	2	XXXh	A0h	PA	PD	_	_	_	_		_	_	1		_
Reset from Fast Mode *2	2	ВА	90h	XXXh	F0h*6				_	ı			1	ı	_
Extended Sector Group Protection*3	4	XXXh	60h	SGA	60h	SGA	40h	SGA	SD		_	_		-	_
Query *4	1	(BA) 55h	98h	-	_	_	_	_	_		_	_			_
HiddenROM Entry	3	555h	AAh	2AAh	55h	555h	88h	_	_	_	_	_	_	_	_
HiddenROM Program *5	4	555h	AAh	2AAh	55h	555h	A0h	(HRA) PA	PD		_	_		-	_
HiddenROM Exit *5	4	555h	AAh	2AAh	55h	(HRBA) 555h	90h	XXXh	00h	-	_	_		-	_
HiddenROM Protect *5	6	555h	AAh	2AAh	55h	555h	60h	OPBP	68h	OPBP	48h	XXXh	RD(0)	_	_
								XX0h	PD0	_	_	_		_	_
Password		EEEL	۸ ۸ h	2AAh	EFh	EEFh	206	XX1h	PD1	_	_	_	_	_	_
Program *7	4	555h	AAh	ZAAN	55h	555h	38h	XX2h	PD2	_	_		_	_	_
								XX3h	PD3	_	_	_	_	_	_
Password Unlock	7	555h	AAh	2AAh	55h	555h	28h	XX0h	PD0	XX1h	PD1	XX2h	PD2	XX3h	PD3
Password Verify	4	555h	AAh	2AAh	55h	555h	C8h	PWA	PWD	_	_	_	_	_	_

(Continued)

Command Sequence	Bus Write Cy-	First Bus Write Cycle		Second Bus Write Cycle		Third Bus Write Cycle		Fourth Bus Read/Write Cycle		Fifth Bus Write Cycle		Sixth Bus Write Cycle		Seventh Bus Write Cycle	
	cles Req'd	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Bus Write C Ata Addr. 0(0) — 0(0) — 0(0) —	Data
Password Mode Locking Bit Program	6	555h	AAh	2AAh	55h	555h	60h	PL	68h	PL	48h	XXh	RD(0)	_	_
Persistent Protection Mode Locking Bit Program	6	555h	AAh	2AAh	55h	555h	60h	SPML	68h	SPML	48h	XXh	RD(0)	_	_
PPB Program	6	555h	AAh	2AAh	55h	555h	60h	SA+WP	68h	SA+WP	48h	XXh	RD(0)	_	_
PPB Verify	4	555h	AAh	2AAh	55h	555h	90h	SA+x02	RD(0)	_	_	_	_		_
All PPB Erase *8	6	555h	AAh	2AAh	55h	555h	60h	SA+WP	60h	SA+WP	40h	XXh	RD(0)		_
PPB Lock Bit Set	3	555h	AAh	2AAh	55h	555h	78h	_	_	_	_	_	_	_	_
PPB Lock Bit Verify	4	555h	AAh	2AAh	55h	555h	58h	SA	RD(1)	_	_	_	_	_	_
DPB Write	4	555h	AAh	2AAh	55h	555h	48h	SA	X1h	_	_	_	_	_	_
DPB Erase	4	555h	AAh	2AAh	55h	555h	48h	SA	X0h		_		_	_	_
DPB Verify	4	555h	AAh	2AAh	55h	555h	58h	SA	RD(0)	_	_	_	_	_	_

Legend:

- RA = Address of the memory location to be read
- PA = Address of the memory location to be programmed
 Addresses are latched on the falling edge of the write pulse.
- SA = Address of the sector
- BA = Bank Address
- RD = Data read from location RA during read operation.
- PD = Data to be programmed at location PA. Data is latched on the rising edge of write pulse.
- SGA = Sector group address to be protected. Set sector group address and $(A_6, A_5, A_4, A_3, A_2, A_1, A_0)$ = (0, 1, 1, 1, 0, 1, 0)
- SD = Sector group protection verify data. Output 01h at protected sector group addresses and output 00h at unprotected sector group addresses.
- HRA = Address of the HiddenROM area (000000h to 00007Fh)
- HRBA = Bank Address of the HiddenROM area $(A_{21} = A_{20} = A_{19} = V_{IL})$
- $RD(0) = DQ_0$ data, $RD(1) = DQ_1$ data. PPB Lock bit is read on DQ_1 and PPB or DPB are read on DQ_0 . If set, $DQ_0/DQ_1=1$. If cleared, $DQ_0/DQ_1=0$.
- OPBP = $(A_6, A_5, A_4, A_3, A_2, A_1, A_0)$ is (X, 0, 1, 1, 0, 1, 0)
- SLA = Address of the sector to be locked. Set sector address (SA) and either $A_6 = 1$ for unlocked or $A_6 = 0$ for locked
- PWA/PWD = Password Address/Password Data
- $PL = (A_6, A_5, A_4, A_3, A_2, A_1, A_0)$ is (X, 0, 0, 1, 0, 1, 0)
- SPML = $(A_6, A_5, A_4, A_3, A_2, A_1, A_0)$ is (X, 0, 1, 0, 0, 1, 0)
- WP = $(A_6, A_5, A_4, A_3, A_2, A_1, A_0)$ is (X, 1, 1, 1, 0, 1, 0)

- *1: Both of these reset commands are equivalent.
- *2: This command is valid during Fast Mode.
- *3: This command is valid while $\overline{RESET} = V_{ID}$.
- *4: The valid addresses are A₆ to A₀.
- *5: This command is valid during HiddenROM mode.
- *6: The data "00h" is also acceptable.
- *7: Data before fourth cycle also need to be programmed repearting from first cycle to third cycle.
- *8: RD(0) of the sixth cycle shows PPB erase status. When RD(0) is "1", programming must be repeated from the beginning of first cycle to the fourth cycle; both fifth and the sixth validate full completion of erase.
- Notes: Address bits A₂₁ to A₁₁ = X = "H" or "L" for all address commands except for PA, SA, BA, SGA, OPBP, SLA, PWA, PL, SPML, WP.
 - Bus operations are defined in "■ DEVICE BUS OPERATIONS".
 - The system should generate the following address patterns: 555h or 2AAh to addresses A₁₀ to A₀
 - Both Read/Reset commands are functionally equivalent, resetting the device to the read mode.
 - Command combinations not described in Command Definitions table are illegal.

2. AC Characteristics

• Read Only Operations Characteristics

Dozomatov	Syn	nbol	Condition	Val	ue*	Unit
Parameter	JEDEC	Standard	Condition	Min	Max	Unit
Read Cycle Time	tavav	t RC	_	65	_	ns
Address to Output Delay	t avqv	tacc	<u>CE</u> f = V _{IL} <u>OE</u> = V _{IL}	_	65	ns
Page Read Cycle Time	_	t PRC	_	25	_	ns
Page Address to Output Delay	_	t PACC	CEf = VIL OE = VIL	_	25	ns
Chip Enable to Output Delay	t ELQV	t ce	OE = VIL	_	65	ns
Output Enable to Output Delay	t GLQV	toe	_	_	25	ns
Chip Enable to Output High-Z	t ehqz	t DF	_	_	25	ns
Output Enable to Output High-Z	t GHQZ	t DF	_	_	25	ns
Output Hold Time From Address, $\overline{\text{CE}}\text{f}$ or $\overline{\text{OE}}$, Whichever Occurs First	taxqx	tон	_	4	_	ns
RESET Pin Low to Read Mode	_	t READY	_	_	20	ns

*: Test Conditions: Output Load:Vccf =2.7 V to 3.1 V:1 TTL gate and 30 pF

Input rise and fall times: 5 ns Input pulse levels: 0.0 V to Vccf Timing measurement reference level

Input: 0.5 × Vccf Output: 0.5 × Vccf

• Write (Erase/Program) Operations


	N	Syı	mbol		Value		1124
ŀ	Parameter	JEDEC	Standard	Min	Тур	Max	Unit
Write Cycle Time		t avav	twc	65	_	_	ns
Address Setup T	ime	tavwl	tas	0	_	_	ns
Address Setup T Toggle Bit Polling	ime to OE Low During	_	taso	12	_	_	ns
Address Hold Tin	ne	twlax	tан	45	_	_	ns
Address Hold Tin During Toggle Bit	ne from CEf or OE High Polling	_	t aht	0	_	_	ns
Data Setup Time		tоvwн	tos	35	_	_	ns
Data Hold Time		twhox	t DH	0	_	_	ns
Output Enable	Read		t o	0	_	_	ns
Hold Time	Toggle and Data Polling	<u> </u>	t oeh	10	_	_	ns
CE High During	Toggle Bit Polling	_	t CEPH	20	_	_	ns
OE High During	Toggle Bit Polling	_	tоерн	20	_	_	ns
Read Recover Ti	me Before Write	t GHWL	t GHWL	0	_	_	ns
Read Recover Ti	me Before Write	t GHEL	tghel	0	_	_	ns
CE Setup Time		t ELWL	tcs	0	_	_	ns
WE Setup Time		twlel	tws	0	_	_	ns
CE Hold Time		twheh	tсн	0	_	_	ns
WE Hold Time		t ehwh	twн	0	_	_	ns
Write Pulse Widt	h	t wLwH	t wp	35	_	_	ns
CE Pulse Width		teleh	t CP	35	_	_	ns
Write Pulse Widt	h High	twhwl	twpн	30	_	_	ns
CE Pulse Width I	High	tehel	tсрн	30	_	_	ns
Word Programmi	ng Operation	twhwh1	t whwh1	_	6	_	μs
Sector Erase Ope	eration*1	t whwh2	t whwh2	_	0.5	_	S
Vcc Setup Time		_	tvcs	50	_	_	μs
Rise Time to Vacc	* 2	_	tvaccr	500	_	_	ns

Parameter	Syn	nbol		Value		Unit
Farameter	JEDEC	Standard	Min	Тур	Max	Oill
Recover Time from RY/BY	_	t RB	0	_	_	ns
RESET Pulse Width	_	t RP	500	_	_	ns
RESET High Level Period Before Read	_	t RH	200	_	_	ns
Program/Erase Valid to RY/BY Delay	_	t BUSY	_	_	90	ns
Delay Time from Embedded Output Enable	_	t EOE	_		65	ns
Erase Time-out Time	_	t TOW	50	_	_	ns
Erase Suspend Transition Time	_	t spd	_	_	20	ns


^{*1 :} This does not include the preprogramming time.


^{*2 :} This timing is for Accelerated Program operation.


• Read Operation Timing Diagram



• Page Read Operation Timing Diagram








Notes: • PA is address of the memory location to be programmed.


- PD is data to be programmed at word address.
- $\overline{DQ_7}$ is the output of the complement of the data written to the device.
- Dout is the output of the data written to the device.
- Figure indicates last two bus cycles out of four bus cycle sequence.

• Alternate $\overline{\text{CE}}$ Controlled Program Operation Timing Diagram





Notes: • PA is address of the memory location to be programmed.

- PD is data to be programmed at word address.
- $\overline{DQ_7}$ is the output of the complement of the data written to the device.
- Dout is the output of the data written to the device.
- Figure indicates last two bus cycles out of four bus cycle sequence.




• Data Polling during Embedded Algorithm Operation Timing Diagram







• Bank-to-Bank Read/Write Timing Diagram




• DQ₂ vs. DQ₆




\bullet RY/ $\overline{\rm BY}$ Timing Diagram during Program/Erase Operation Timing Diagram




• RESET, RY/BY Timing Diagram




• Temporary Sector Group Unprotection Timing Diagram



• Extended Sector Group Protection Timing Diagram



• Accelerated Program Timing Diagram



3. Erase and Programming Performance

Parameter		Limits		Unit	Comments
Farameter	Min	Тур	Max	Ullit	Comments
Sector Erase Time	_	0.5	2.0	S	Excludes programming time prior to erasure
Word Programming Time	_	6	100	μs	Excludes system-level overhead
Chip Programming Time	_	25.2	95	S	Excludes system-level overhead
Erase/Program Cycle	100,000	_	_	cycle	_

Note Typical Erase conditions $T_A = +25$ °C, $V_{CC}f = 2.9 \text{ V}$

Typical Program conditions $T_A = +25$ °C, $V_{CC}f = 2.9$ V, Data = Checker

■ 32 M FCRAM CHARACTERISTICS for MCP

1. Power Down (32M Page Mode FCRAM)

Power Down (32M Page mode FCRAM)

The Power Down is to enter low power idle state when CE2r stays Low.

The 32M page mode FCRAM has four power down mode, Sleep, 4M Partial, 8M Partial, and 16M Partial. These can be programmed by series of read/write operation. Each mode has following features.

Mode	Data Retention	Retention Address
Sleep (default)	No	N/A
4M Partial	4M bit	00000h to 3FFFFh
8M Partial	8M bit	00000h to 7FFFFh
16M Partial	16M bit	00000h to FFFFFh

The default state is Sleep and it is the lowest power consumption but all data will be lost once CE2r is brought to Low for Power Down. It is not required to program to Sleep mode after power-up.

Power Down Program Sequence (32M Page mode FCRAM)

The program requires total 6 read/write operation with unique address and data. Between each read/write operation requires that device be in standby mode. Following table shows the detail sequence.

Cycle #	Operation	Address	Data
1st	Read	1FFFFFh (MSB)	Read Data (RDa)
2nd	Write	1FFFFFh	RDa
3rd	Write	1FFFFFh	RDa
4th	Write	1FFFFFh	0000h
5th	Write	1FFFFFh	Data Key
6th	Read	Address Key	Read Data (RDb)

The first cycle is to read from most significant address (MSB).

The second and third cycle are to write back the data (RDa) read by first cycle. If the third cycle is written into the different address, the program is cancelled and the data written by the second or third cycle is valid as a normal write operation.

The forth and fifth cycle is to write the data key for program. The data of forth cycle must be all 0's and data of fifth cycle is a data key for mode selection. If the forth cycle is written into different address, the program is also cancelled.

The last cycle is to read from specific address key for mode selection. The both data key written by fifth cycle and address key must be the same mode for proper programming.

Once this program sequence is performed from a Partial mode to other Partial mode, the write data may be lost. So, it should perform this program prior to regular read/write operation if Partial mode is used.

• Address Key (32M Page mode FCRAM)

The address key has following format.

Mode	Address					
Wiode	A 20	A 19	A ₁₈ to A ₀	Binary		
Sleep (default)	1	1	1	1FFFFFh		
4M Partial	0	1	1	0FFFFFh		
8M Partial	1	0	1	17FFFFh		
16M Partial	0	0	1	07FFFFh		

• Data Key (32M Page mode FCRAM)

The data key has following format.

Mode	Data					
iviode	DQ ₁₅ to DQ ₈	DQ7 to DQ2	DQ ₁	DQ ₀		
Sleep (default)	0	0	1	1		
4M Partial	0	0	1	0		
8M Partial	0	0	0	1		
16M Partial	0	0	0	0		

The upper byte of data code may be ignored and it is just for recommendation to write 0's to upper byte for future compatibility.

2. AC Characteristics

• READ OPERATION (32M Page mode FCRAM)

Parameter	Symbol	Va	lue	Unit	Remarks	
raiametei	Symbol	Min	Max	Onne		
Read Cycle Time	t RC	70	1000	ns	*1, *2	
CE1r Access Time	t ce	_	70	ns	*3	
OE Access Time	toe	_	40	ns	*3	
Address Access Time	t AA	_	70	ns	*3, *5	
LB / UB Access Time	t BA	_	30	ns	*3	
Page Address Access Time	t PAA	_	18	ns	*3, *6	
Page Read Cycle Time	t PRC	25	1000	ns	*1, *6, *7	
Output Data Hold Time	tон	5	_	ns	*3	
CE1r Low to Output Low-Z	tcLz	3	_	ns	*4	
OE Low to Output Low-Z	tolz	0	_	ns	*4	
LB / UB Low to Output Low-Z	t BLZ	0	_	ns	*4	
CE1r High to Output High-Z	t cHZ	_	20	ns	*4	
OE High to Output High-Z	tонz	_	20	ns	*4	
LB / UB High to Output High-Z	t BHZ	_	20	ns	*4	
Address Setup Time to CE1r Low	tasc	– 5	_	ns		
Address Setup Time to OE Low	taso	10	_	ns		
Address Invalid Time	t AX	_	10	ns	*5, *8	
Page Address Invalid Time	taxp	_	10	ns	*6, *8	
Address Hold Time from CE1r High	t CHAH	– 5	_	ns	*9	
Address Hold Time from OE High	tонан	– 5	_	ns		
CE1r High Pulse Width	t cp	15		ns		

^{*1 :} Maximum value is applicable if CE1r is kept at Low without change of address input of A₂₀ to A₃.

If needed by system operation, please contact local FUJITSU representative for the relaxation of 1μs limitation.

^{*2:} Address should not be changed within minimum trc.

^{*3:} The output load 30 pF.

^{*4:} The output load 5 pF without any other load.

^{*5 :} Applicable to A_{20} to A_3 when $\overline{CE}1r$ is kept at Low.

^{*6 :} Applicable only to A₂, A₁ and A₀ when $\overline{\text{CE}}1\text{r}$ is kept at Low for the page address access.

^{*7 :} In case Page Read Cycle is continued with keeping $\overline{CE}1r$ stays Low, $\overline{CE}1r$ must be brought to High within 4 μ s. In other words, Page Read Cycle must be closed within 4 μ s.

^{*8 :} Applicable when at least two of address inputs among applicable are switched from previous state.

^{*9:} trc(Min) and trrc(Min) must be satisfied.

WRITE OPERATION (32M Page mode FCRAM)

Doromotor	Cumbal	Va	lue	l lmi4	Natas	
Parameter	Symbol	Min	Max	Unit	Notes	
Write Cycle Time	twc	70	1000	ns	*1, *2	
Address Setup Time	tas	0	_	ns	*2	
CE1r Write Pulse Width	tcw	45	_	ns	*3	
WE Write Pulse Width	twp	45	_	ns	*3	
LB / UB Write Pulse Width	t _{BW}	45	_	ns	*3	
CE1r Write Recovery Time	twrc	15	_	ns	*4	
WE Write Recovery Time	twr	15	1000	ns	*4	
LB / UB Write Recovery Time	t BR	15	1000	ns	*4	
Data Setup Time	tos	20	_	ns		
Data Hold Time	tон	0	_	ns		
Address Invalid Time after Write	taxw	_	10	ns	*5	
OE High to CE1r Low Setup Time for Write	toncl	-5	_	ns	*6	
OE High to Address Setup Time for Write	toes	0	_	ns	*7	
LB and UB Write Pulse Overlap	t BWO	20	_	ns		
CE1r High Pulse Width	t CP	15		ns		

^{*1 :} Maximum value is applicable if $\overline{\text{CE}}1\text{r}$ is kept at Low without any address change. If the relaxation is needed by system operation, please contact local FUJITSU representative for the relaxation of 1 μ s limitation.

^{*2 :} Minimum value must be equal or greater than the sum of write pulse (tcw, twp or tbw) and write recovery time (twrc, twr or tbr).

^{*3 :} Write pulse is defined from High to Low transition of $\overline{CE}1r$, \overline{WE} , or \overline{LB} / \overline{UB} , whichever occurs last.

^{*4 :} Write recovery is defined from Low to High transition of $\overline{CE}1r$, \overline{WE} , or \overline{LB} / \overline{UB} , whichever occurs first.

^{*5 :} Applicable to any address change when $\overline{\text{CE}}1\text{r}$ stays Low.

^{*6:} If \overline{OE} is Low after minimum toHCL, read cycle is initiated. In other word, \overline{OE} must be brought to High within 5ns after \overline{CE} 1r is brought to Low. Once read cycle is initiated, new write pulse should be input after minimum trc is met.

^{*7 :} If \overline{OE} is Low after new address input, read cycle is initiated. In other word, \overline{OE} must be brought to High at the same time or before new address valid. Once read cycle is initiated, new write pulse should be input after minimum tro is met.

• POWER DOWN PARAMETERS (32M Page mode FCRAM)

Parameter	Symbol	Value		Unit	Remarks
Farameter	Syllibol	Min	Max	Offic	IXEIIIAI KS
CE2r Low Setup Time for Power Down Entry	tcsp	10	_	ns	
CE2r Low Hold Time after Power Down Entry	t _{C2LP}	70	_	ns	
CE1r High Hold Time following CE2r High after Power Down Exit [SLEEP mode only]	t снн	300	_	μs	*1
CE1r High Hold Time following CE2r High after Power Down Exit [not in SLEEP mode]	tсннр	1	_	μs	*2
CE1r High Setup Time following CE2r High after Power Down Exit	tснs	0	_	ns	

^{*1 :} Applicable also to power-up.

• OTHER TIMING PARAMETERS (32M Page mode FCRAM)

Parameter	Symbol	Value		Unit	Remarks
Farameter	Syllibol	Min	Max	Onit	iveillai ka
CE1r High to OE Invalid Time for Standby Entry	t chox	10	_	ns	
CE1r High to WE Invalid Time for Standby Entry	t chwx	10	_	ns	*1
CE1r High Hold Time following CE2r High after Power-up	tснн	300	_	μs	
Input Transition Time	t⊤	1	25	ns	*2


^{*1 :} Some data might be written into any address location if tchwx(Min) is not satisfied.

• AC TEST CONDITIONS (32M Page mode FCRAM)

Description	Symbol	Test Setup	Value	Unit	Remarks
Input High Level	VIH	_	Vccr	V	
Input Low Level	Vıl	_	Vss	V	
Input Timing Measurement Level	V _{REF}	_	Vccr × 0.5	V	
Input Transition Time	t⊤	Between V _I L and V _I H	5	ns	

^{*2 :} Applicable when 4M, 8M, and 16M Partial mode is programmed.


^{*2 :} The Input Transition Time (t_T) at AC testing is 5 ns as shown in below. If actual t_T is longer than 5 ns, it may violate AC specification of some timing parameters.



Note: CE2r and WE must be High for entire read cycle.

• READ Timing #2 (OE & Address Access) (32M Page FCRAM) **t**RC $t_{\sf RC}$ Address Address Valid Address Valid **t**AA **t**AA CE₁r Low **t**oe ŌĒ $\overline{\mathsf{LB}}\,/\,\overline{\mathsf{UB}}$ DQ (Output) Valid Data Output Valid Data Output

Note : CE2r and $\overline{\text{WE}}$ must be High for entire read cycle.




Note : CE2r and $\overline{\text{WE}}$ must be High for entire read cycle.

tRC Address Address Valid (A₂₀ to A₃) Address (A₂ to A₀) Address Valid Address Valid Address Valid Address Valid **t**CHAH CE1r **t**ce **t**cHZ ΟE $\overline{\mathsf{LB}}\,/\,\overline{\mathsf{UB}}$ DQ (Output) Valid Data Output Valid Data Output (Page Access) (Normal Access)

• READ Timing #4 (Page Address Access after CE1r Control Access) (32M Page FCRAM)


Note : CE2r, and $\overline{\text{WE}}$ must be High for entire read cycle.




• READ Timing #5 (Random and Page Address Access) (32M Page FCRAM)

Note: CE2r, and WE must be High for entire read cycle. Either or both LB and UB must be Low when both CE1r and OE are Low.


• WRITE Timing #1 (Basic Timing) (32M Page FCRAM)



WRITE Timing #2 (WE Control) (32M Page FCRAM)




WRITE Timing #3-1 (WE / LB / UB Byte Write Control) (32M Page FCRAM)



Address Address Valid Address Valid CE₁r Low twn twn > WE tas, **t**BW LB t_{BW} ŪΒ DQ7 to DQ0 (Input) Valid Data Input DQ₁₅ to DQ₈ (Input) Valid Data Input

WRITE Timing #3-2 (WE / LB / UB Byte Write Control) (32M Page FCRAM)

WRITE Timing #3-3 (WE / LB / UB Byte Write Control) (32M Page FCRAM)




Address Address Valid Address Valid CE₁r Low WE **t**BW t_{BR} **t**BR LB $t_{\mbox{\footnotesize{BWO}}}$ **t**DS DQ7 to DQ0 Valid Data Input Valid Data Input (Input) **t**BWO **t**as t_{BR} **t**BW **t**as. ŪΒ t_{DH} t_{DH} DQ₁₅ to DQ₈ Valid Data Input Valid Data Input (Input)

WRITE Timing #3-4 (WE / LB / UB Byte Write Control) (32M Page FCRAM)

• READ / WRITE Timing #1-1 (CE1r Control) (32M Page FCRAM) twc $t_{\sf RC}$ Address WRITE Address **READ Address t**CHAH t_{WRC} **t**ASC **t**aş **t**CHAH tcw t_{CE} CE1r **t**CP **t**CP WE $\overline{\mathsf{UB}}, \overline{\mathsf{LB}}$ ŌĒ **t**cHZ t_{DH} tclz_ DQ WRITE Data Input **READ Data Output**


Note: Write address is valid from either $\overline{CE1r}$ or \overline{WE} of last falling edge.



Note : \overline{OE} can be Low fixed in write operation under $\overline{CE1r}$ control \overline{RD} - \overline{WR} - \overline{RD} operation.

• READ / WRITE Timing #2 (OE, WE Control) (32M Page FCRAM) twc $t_{\sf RC}$ Address WRITE Address **READ Address** $\mathbf{t}_{\mathsf{A}\mathsf{A}}$ **t**ohah **t**0HAH CE1r Low t_{WP} WE toes $\overline{\mathsf{UB}}, \overline{\mathsf{LB}}$ t_{OE} ŌĒ **t**onz **t**onz t_{DS} DQ **READ Data Output** WRITE Data Input **READ Data Output**


Note: $\overline{\text{CE}}1r$ can be tied to Low for $\overline{\text{WE}}$ and $\overline{\text{OE}}$ controlled operation. When $\overline{\text{CE}}1r$ is tied to Low, output is exclusively controlled by $\overline{\text{OE}}$.



• READ / WRITE Timing #3 (OE, WE, LB, UB Control) (32M Page FCRAM)


Note : $\overline{\text{CE}}1\text{r}$ can be tied to Low for $\overline{\text{WE}}$ and $\overline{\text{OE}}$ controlled operation. When $\overline{\text{CE}}1\text{r}$ is tied to Low, output is exclusively controlled by $\overline{\text{OE}}$.

• POWER-UP Timing (32M Page FCRAM)




Note: The tchh specifies after Vccr reaches specified minimum level and applicable both $\overline{\text{CE}}1\text{r}$ and CE2r.

• POWER DOWN Entry and Exit Timing




Note: This Power Down mode can be also used as a reset timing if POWER-UP timing above could not be satisfied and Power-Down program was not performed prior to this reset.

• Standby Entry Timing after Read or Write (32M Page FCRAM)



Note: Both tchox and tchwx define the earliest entry timing for Standby mode. If either of timing is not satisfied, it takes trc (Min) period for Standby mode from $\overline{CE}1r$ Low to High transition.

• POWER DOWN PROGRAM Timing (32M Page FCRAM)



- *1 : The all address inputs must be High from Cycle #1 to #5.

 The address key must confirm the format specified in "■ 32 M FCRAM CHARACTERISTICS for MCP 1. Power Down Program Timing (32 M Page FCRAM) ". If not, the operation and data are not guaranteed.
- *2 : The data key must confirm the format specified in "■ 32 M FCRAM CHARACTERISTICS for MCP 1. Power Down Program Timing (32 M Page FCRAM) ". If not, the operation and data are not guaranteed.
- *3 : After tcp following Cycle #6, the Power Down Program is completed and returned to the normal operation.

■ PIN CAPACITANCE

Parameter	Symbol	Condition		Value		
raiailletei	Symbol	Condition	Min	Тур	Max	Unit
Input Capacitance	Cin	V _{IN} = 0	_	11.0	14.0	pF
Output Capacitance	Соит	Vоит = 0	_	12.0	16.0	pF
Control Pin Capacitance	C _{IN2}	Vin = 0	_	14.0	16.0	pF
WP/ACC Pin Capacitance	Сімз	V _{IN} = 0	_	21.5	26.0	pF

Note: Test conditions $T_A = +25$ °C, f = 1.0 MHz


■ HANDLING OF PACKAGE

Please handle this package carefully since the sides of package create acute angles.

■ CAUTION

- The high voltage (V_{ID}) cannot apply to address pins and control pins except RESET. Exception is when autoselect and sector group protect function are used, then the high voltage (V_{ID}) can be applied to RESET.
- Without the high voltage (V_{ID}) , sector group protection can be achieved by using "Extended Sector Group Protection" command.


■ ORDERING INFORMATION



32Mega-bit(2M × 16-bit) Mobile FCRAM

65

■ PACKAGE DIMENSION



FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0311 © FUJITSU LIMITED Printed in Japan