Memory FRAM cмos 1 M Bit (128 K × 8)

MB85R1001A

■ DESCRIPTIONS

The MB85R1001A is an FRAM (Ferroelectric Random Access Memory) chip consisting of 131,072 words × 8 bits of nonvolatile memory cells created using ferroelectric process and silicon gate CMOS process technologies.

The MB85R1001A is able to retain data without using a back-up battery, as is needed for SRAM.

The memory cells used in the MB85R1001A can be used for 10¹⁰ read/write operations, which is a significant improvement over the number of read and write operations supported by Flash memory and E²PROM.

The MB85R1001A uses a pseudo-SRAM interface that is compatible with conventional asynchronous SRAM.


■ FEATURES

• Bit configuration : 131,072 words × 8 bits

Read/write endurance : 10¹⁰ times
 Operating power supply voltage : 3.0 V to 3.6 V
 Operating temperature range : -40 °C to +85 °C
 Data retention : 10 years (+55 °C)
 Package : 48-pin plastic TSOP (1)




■ PIN ASSIGNMENTS



■ PIN DESCRIPTIONS

Pin Number	Pin Name	Functional Description
1, 2, 4, 5, 8, 18 to 26, 28, 29, 45	A0 to A16	Address Input pins
33 to 35, 38 to 42	I/O1 to I/O8	Data Input/Output pins
44	CE1	Chip Enable 1 Input pin
7	CE2	Chip Enable 2 Input pin
6	WE	Write Enable Input pin
48	ŌĒ	Output Enable Input pin
10, 16, 37	VDD	Supply Voltage pins
13, 27, 46	VSS	Ground pins
3, 9, 11, 12, 14, 15, 17, 30 to 32, 36, 43, 47	NC	No Connect pins

■ BLOCK DIAGRAM



■ FUNCTIONAL TRUTH TABLE

Operation Mode	CE1	CE2	WE	OE	I/O ₁ to I/O ₈	Supply Current	
	Н	Х	Х	Х			
Standby Precharge	Х	L	Х	Х	Hi-Z	Standby (IsB)	
	Х	Х	Н	Н		(100)	
Read	T L	H 	Н	L	Data Output		
Read (Pseudo-SRAM, OE control*1)	L	Н	Н	¥		Operation	
Write	T _L	H 	L	Н	Data Input	(Icc)	
Write (Pseudo-SRAM, WE control*2)	L	Н	PL	Н	'		

Note: L = V_{IL} , H = V_{IH} , X can be either V_{IL} or V_{IH} , Hi-Z = High Impedance

्र : Latch address and latch data at falling edge, ्र : Latch address and latch data at rising edge

*1 : $\overline{\text{OE}}$ control of the Pseudo-SRAM means the valid address at the falling edge of $\overline{\text{OE}}$ to read.

*2: WE control of the Pseudo-SRAM means the valid address and data at the falling edge of WE to write.

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rat	Unit	
raiailietei		Min	Max	Oill
Power Supply Voltage*	Vcc	- 0.5	+ 4.0	V
Input Pin Voltage*	Vin	- 0.5	Vcc + 0.5 (≤ 4.0)	V
Output Pin Voltage*	V out	- 0.5	Vcc + 0.5 (≤ 4.0)	V
Operating Temperature	TA	- 40	+ 85	°C
Storage Temperature	Tstg	- 40	+ 125	°C

^{*:} All voltages are referenced to VSS (ground 0 V).

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Cumbal	Value				
Farameter	Symbol	Min	Тур	Max	Unit	
Power Supply Voltage*	Vcc	3.0	3.3	3.6	V	
High Level Input Voltage*	VIH	Vcc × 0.8	_	$Vcc + 0.5 (\le 4.0)$	V	
Low Level Input Voltage*	VıL	- 0.5	_	+ 0.6	V	
Operating Temperature	TA	- 40	_	+ 85	°C	

^{*:} All voltages are referenced to VSS (ground 0 V).

their representatives beforehand.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

> Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact

■ ELECTRICAL CHARACTERISTICS

1. DC Characteristics

(within recommended operating conditions)

Parameter	Symbol	nbol Condition		Value		Unit
raiailletei	Syllibol	Condition	Min	Тур	Max	Ollit
Input Leakage Current	Iu	V _{IN} = 0 V to V _{CC}		_	TBD	μΑ
Output Leakage Current	ILO	$V_{OUT} = 0 \text{ V to } V_{CC},$ $\overline{CE}1 = V_{IH} \text{ or } \overline{OE} = V_{IH}$	_		TBD	μΑ
Operating Power Supply Current	Icc	$\overline{\text{CE}}$ 1 = 0.2 V, CE2 = Vcc-0.2 V, I _{out} = 0 mA* ¹	_	TBD	TBD	mA
Standby Current	İsa	$\label{eq:center} \begin{split} \overline{CE} &1 \geq V_{\text{CC}} - 0.2 \text{ V} \\ CE2 \leq 0.2 \text{ V}^{*2} \\ \overline{OE} \geq V_{\text{CC}} - 0.2 \text{ V}, \ \overline{WE} \geq V_{\text{CC}} - 0.2 \text{ V}^{*2} \end{split}$	_	TBD	TBD	μΑ
High Level Output Voltage	Vон	Iон = −1.0 mA	Vcc × 0.8	_	_	V
Low Level Output Voltage	Vol	IoL = 2.0 mA	_	_	0.4	V

^{*1 :} During the measurement of Icc, the Address, Data In were taken to only change once per active cycle. Iout: output current

^{*2 :} All pins other than setting pins should be input at the CMOS level voltages such as $H \ge V_{CC} - 0.2 \text{ V}$, $L \le 0.2 \text{ V}$.

2. AC Characteristics

• AC Test Conditions

Supply Voltage : 3.0 V to 3.6 V Operating Temperature : $-40 \,^{\circ}\text{C}$ to $+85 \,^{\circ}\text{C}$ Input Voltage Amplitude : $0.3 \,^{\circ}\text{V}$ to $2.7 \,^{\circ}\text{V}$

Input Rising Time : 5 ns Input Falling Time : 5 ns

Input Evaluation Level : 2.0 V / 0.8 V
Output Evaluation Level : 2.0 V / 0.8 V
Output Impedance : 50 pF

(1) Read Cycle

(within recommended operating conditions)

Parameter	Symbol	Va	lue	Unit
raianietei	Cymbol	Min	Max	
Read Cycle Time	t RC	150	_	ns
CE1 Active Time	t _{CA1}	120	_	ns
CE2 Active Time	t _{CA2}	120	_	ns
OE Active Time	t RP	120	_	ns
Precharge Time	t PC	20	_	ns
Address Setup Time	tas	0	_	ns
Address Hold Time	tан	50	_	ns
OE Setup Time	t ES	0	_	ns
Output Hold Time	tон	0	_	ns
Output Set Time	t ız	30	_	ns
CE1 Access Time	t _{CE1}	_	100	ns
CE2 Access Time	t _{CE2}	_	100	ns
OE Access Time	t oe	_	100	ns
Output Floating Time	tонz	_	20	ns

(2) Write Cycle

(within recommended operating conditions)


Parameter	Symbol	Val	lue	Unit
Farameter	Symbol	Min	Max	Oilit
Write Cycle Time	twc	150	_	ns
CE1 Active Time	t _{CA1}	120		ns
CE2 Active Time	t _{CA2}	120	_	ns
Precharge Time	t PC	20	_	ns
Address Setup Time	tas	0	_	ns
Address Hold Time	tан	50	_	ns
Write Pulse Width	twp	120	_	ns
Data Setup Time	t os	0	_	ns
Data Hold Time	tон	50	_	ns
Write Setup Time	tws	0	_	ns

3. Pin Capacitance


Parameter	Symbol	Condition				Unit
Farameter	Syllibol	Condition	Min	Тур	Max	Oilit
Input Capacitance	Cin	$V_{IN} = V_{OUT} = 0 V$,	_	_	10	pF
Output Capacitance	Соит	f = 1 MHz, T _A = +25 °C			10	pF

■ TIMING DIAGRAMS


1. Read Cycle Timing (CE1, CE2 Control)




2. Read Cycle Timing (OE Control)




3. Write Cycle Timing (CE1, CE2 Control)



4. Write Cycle Timing (WE Control)



■ POWER ON/OFF SEQUENCE



*: CE1 (Max) < Vcc + 0.5 V

Notes: • Use either of CE1 or CE2, or both for disable control of the device.

- Because turning the power-on from an intermediate level cause malfunction, when the power is turned on, Vcc is required to be started from 0 V.
- If the device does not operate within the specified conditions of read cycle, write cycle, power on/off sequence, memory data can not be guaranteed.
- When turning the power on or off, it is recommended that CE2 is connected to ground to prevent unexpected writing.

(within recommended operating conditions)

Davamatav	Cymhol		l lm:t		
Parameter	Symbol	Min	Тур	Max	Unit
CE1 level hold time for Power OFF	t _{pd}	85	_	_	ns
CE1 level hold time for Power ON	t pu	85	_	_	ns
Power supply rising time	tr	0.05	_	200	ms

■ NOTES ON USE


After the IR reflow completed, it is not guaranteed to save the data written prior to the IR reflow.


■ ORDERING INFOMATION

Part Number	Package
TBD	48-pin plastic TSOP(1) (FPT-48P-M48)


Note: Please confirm the ordering information with the sales representatives.


■ PACKAGE DIMENSIONS






Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/







FUJITSU SEMICONDUCTOR LIMITED

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome, Kohoku-ku Yokohama Kanagawa 222-0033, Japan

Tel: +81-45-415-5858 http://jp.fujitsu.com/fsl/en/

For further information please contact:

North and South America

FUJITSU SEMICONDUCTOR AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://us.fujitsu.com/micro/

Europe

FUJITSU SEMICONDUCTOR EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/semiconductor/

Korea

FUJITSU SEMICONDUCTOR KOREA LTD. 206 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fmk/

Asia Pacific

FUJITSU SEMICONDUCTOR ASIA PTE. LTD.
151 Lorong Chuan,
#05-08 New Tech Park 556741 Singapore
Tel: +65-6281-0770 Fax: +65-6281-0220
http://www.fujitsu.com/sg/services/micro/semiconductor/

FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD. Rm. 3102, Bund Center, No.222 Yan An Road (E), Shanghai 200002, China
Tel: +86-21-6146-3688 Fax: +86-21-6335-1605
http://cn.fujitsu.com/fss/

FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: +852-2377-0226 Fax: +852-2376-3269 http://cn.fujitsu.com/fsp/

Specifications are subject to change without notice. For further information please contact each office.

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU SEMICONDUCTOR device; FUJITSU SEMICONDUCTOR does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU SEMICONDUCTOR assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU SEMICONDUCTOR or any third party or does FUJITSU SEMICONDUCTOR warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU SEMICONDUCTOR assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU SEMICONDUCTOR will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Sales Promotion Department