

February 1991  
Edition 1.0

DATA SHEET

FUJITSU


## MB86040

### CMOS PIPELINED DIVIDER WITH 10-BIT DIVIDEND, 8-BIT DIVISOR, AND 10-BIT QUOTIENT

The MB86040 is a high-speed CMOS pipe-lined divider designed for high-speed image signal processing.

The MB86040 operates at up 10MHz and 10-bit quotient is generated with 10-bit dividend and 8-bit divisor.

- Single supply voltage: +5V ±5%
- Clock cycle time: 100ns min.
- Data format: Positive fixed point decimal number
- Pipeline configuration
- Divided by zero error detection function



PLASTIC PACKAGE  
DIP-40P-M01

#### ABSOLUTE MAXIMUM RATINGS (see NOTE)

V<sub>SS</sub> = 0V

| Rating                | Symbol           | Conditions                       | Value  | Unit |
|-----------------------|------------------|----------------------------------|--|------|
| Supply voltage        | V <sub>DD</sub>  | -                                | V <sub>SS</sub> -0.5 to +6.0                 | V    |
| Input voltage         | V <sub>I</sub>   | -                                | V <sub>SS</sub> -0.5 to V <sub>DD</sub> +0.5 | V    |
| Output voltage        | V <sub>O</sub>   | -                                | V <sub>SS</sub> -0.5 to V <sub>DD</sub> +0.5 | V    |
| Operating temperature | T <sub>A</sub>   | -                                | -25 to +85                                   | °C   |
| Storage temperature   | T <sub>STO</sub> | -                                | -40 to +125                                  | °C   |
| Output current (1)    | I <sub>O</sub>   | V <sub>O</sub> = V <sub>DD</sub> | +70 (Maximum)                                | mA   |
|                       |                  | V <sub>O</sub> = 0V              | -40 (Maximum)                                |      |

(1) This is the output current per pin for V<sub>DD</sub> = 5V and for a maximum of 1 second.

#### PIN ASSIGNMENT

|                 |    |            |                 |
|-----------------|----|------------|-----------------|
| V <sub>SS</sub> | 1  | 40         | V <sub>DD</sub> |
| D7              | 2  | 39         | Q9              |
| D6              | 3  | 38         | Q8              |
| D5              | 4  | 37         | Q7              |
| D4              | 5  | 36         | Q6              |
| D3              | 6  | 35         | Q5              |
| D2              | 7  | 34         | Q4              |
| D1              | 8  | 33         | Q3              |
| D0              | 9  | 32         | Q2              |
| V <sub>SS</sub> | 10 | 31         | Q1              |
| (OPEN)          | 11 | (TOP VIEW) | V <sub>SS</sub> |
| (OPEN)          | 12 | 30         | V <sub>SS</sub> |
| N9              | 13 | 29         | Q0              |
| N8              | 14 | 28         | ERR             |
| N7              | 15 | 27         | OE              |
| N6              | 16 | 26         | CLK             |
| N5              | 17 | 25         | (OPEN)          |
| N4              | 18 | 24         | NO              |
| N3              | 19 | 23         | N1              |
| V <sub>DD</sub> | 20 | 22         | N2              |


**NOTE:** Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

The device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to the high impedance circuit.

T-45-23-21

MB86040

## BLOCK DIAGRAM



## DATA FORMAT

| Dividend: N | <table border="1"> <tr> <td><math>N_9</math></td><td><math>N_8</math></td><td><math>N_7</math></td><td><math>N_6</math></td><td><math>N_5</math></td><td><math>N_4</math></td><td><math>N_3</math></td><td><math>N_2</math></td><td><math>N_1</math></td><td><math>N_0</math></td></tr> <tr> <td><math>2^9</math></td><td><math>2^8</math></td><td><math>2^7</math></td><td><math>2^6</math></td><td><math>2^5</math></td><td><math>2^4</math></td><td><math>2^3</math></td><td><math>2^2</math></td><td><math>2^1</math></td><td><math>2^0</math></td></tr> </table> | $N_9$ | $N_8$ | $N_7$ | $N_6$ | $N_5$ | $N_4$ | $N_3$ | $N_2$ | $N_1$ | $N_0$ | $2^9$ | $2^8$ | $2^7$ | $2^6$ | $2^5$ | $2^4$ | $2^3$ | $2^2$ | $2^1$ | $2^0$ |
|-------------|---|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| $N_9$       | $N_8$   | $N_7$ | $N_6$ | $N_5$ | $N_4$ | $N_3$ | $N_2$ | $N_1$ | $N_0$ |       |       |       |       |       |       |       |       |       |       |       |       |
| $2^9$       | $2^8$   | $2^7$ | $2^6$ | $2^5$ | $2^4$ | $2^3$ | $2^2$ | $2^1$ | $2^0$ |       |       |       |       |       |       |       |       |       |       |       |       |
| Divisor: D  | <table border="1"> <tr> <td><math>D_7</math></td><td><math>D_6</math></td><td><math>D_5</math></td><td><math>D_4</math></td><td><math>D_3</math></td><td><math>D_2</math></td><td><math>D_1</math></td><td><math>D_0</math></td></tr> <tr> <td><math>2^7</math></td><td><math>2^6</math></td><td><math>2^5</math></td><td><math>2^4</math></td><td><math>2^3</math></td><td><math>2^2</math></td><td><math>2^1</math></td><td><math>2^0</math></td></tr> </table>   | $D_7$ | $D_6$ | $D_5$ | $D_4$ | $D_3$ | $D_2$ | $D_1$ | $D_0$ | $2^7$ | $2^6$ | $2^5$ | $2^4$ | $2^3$ | $2^2$ | $2^1$ | $2^0$ |       |       |       |       |
| $D_7$       | $D_6$   | $D_5$ | $D_4$ | $D_3$ | $D_2$ | $D_1$ | $D_0$ |       |       |       |       |       |       |       |       |       |       |       |       |       |       |
| $2^7$       | $2^6$   | $2^5$ | $2^4$ | $2^3$ | $2^2$ | $2^1$ | $2^0$ |       |       |       |       |       |       |       |       |       |       |       |       |       |       |
| Quotient: Q | <table border="1"> <tr> <td><math>Q_9</math></td><td><math>Q_8</math></td><td><math>Q_7</math></td><td><math>Q_6</math></td><td><math>Q_5</math></td><td><math>Q_4</math></td><td><math>Q_3</math></td><td><math>Q_2</math></td><td><math>Q_1</math></td><td><math>Q_0</math></td></tr> <tr> <td><math>2^9</math></td><td><math>2^8</math></td><td><math>2^7</math></td><td><math>2^6</math></td><td><math>2^5</math></td><td><math>2^4</math></td><td><math>2^3</math></td><td><math>2^2</math></td><td><math>2^1</math></td><td><math>2^0</math></td></tr> </table> | $Q_9$ | $Q_8$ | $Q_7$ | $Q_6$ | $Q_5$ | $Q_4$ | $Q_3$ | $Q_2$ | $Q_1$ | $Q_0$ | $2^9$ | $2^8$ | $2^7$ | $2^6$ | $2^5$ | $2^4$ | $2^3$ | $2^2$ | $2^1$ | $2^0$ |
| $Q_9$       | $Q_8$   | $Q_7$ | $Q_6$ | $Q_5$ | $Q_4$ | $Q_3$ | $Q_2$ | $Q_1$ | $Q_0$ |       |       |       |       |       |       |       |       |       |       |       |       |
| $2^9$       | $2^8$   | $2^7$ | $2^6$ | $2^5$ | $2^4$ | $2^3$ | $2^2$ | $2^1$ | $2^0$ |       |       |       |       |       |       |       |       |       |       |       |       |

T-45-23-21

MB86040

**PIN DESCRIPTIONS**

| Pin No.         | Symbol           | I/O | Descriptions  |
|-----------------|------------------|-----|---|
| 13~19<br>22~24  | N9~N0            | I   | Dividend input pins. (Positive fixed point decimal number: 10-bit)<br>MSB: N9<br>LSB: N0  |
| 2~9             | D7~D0            | I   | Divisor input pins. (Positive fixed point decimal number: 8-bit)<br>MSB: D7<br>LSB: D0  |
| 39~31<br>29     | Q9~Q0            | O   | Quotient output pins. (Positive fixed point decimal number: 10-bit)<br>MSB: Q9 (Three-state output)<br>LSB: Q0  |
| 26              | CLK              | I   | Clock input pin for the pipeline register.<br>Data is latched on the rising edge of clock.  |
| 27              | $\overline{OE}$  | I   | Q0 to Q9, $\overline{ERR}$ pins output enable signal input pin<br>When low, output pins are enabled.<br>When high, output pins are set to high impedance.         |
| 28              | $\overline{ERR}$ | O   | Error flag output pin.<br>Goes low on detection of divide by zero when $\overline{OE}$ pin is low.<br>The others case, goes to high impedance (Open drain output) |
| 20<br>40        | V <sub>DD</sub>  | -   | Supply voltage input (+5V)<br>Connect all V <sub>DD</sub> pins to the power supply line.  |
| 1, 10<br>21, 30 | V <sub>SS</sub>  | -   | Ground<br>Connect all V <sub>SS</sub> pins to network ground  |
| 11, 12, 25      | (OPEN)           | -   | No connection.  |


T-45-23-21

MB86040

## OPERATION DESCRIPTIONS

- The high speed operation technique and pipeline method enable 10MHz max. operation speed.
- The MB86040 uses 2-stage pipeline method. The output delayed 3 cycles after input. The min. output delay is 100ns. (See Figure-1)
- Input/output data is positive fixed point decimal number.
- When operation divided by zero is done ( $D_n = "0"$ ), all bit of quotient ( $Q_n$ ) becomes "1".  $\overline{ERR}$  signal becomes low while this cycle.
- The residue is not output, the residue is omitted.

Fig. 1 – TIMING CHART



T-45-23-21

MB86040

### RECOMMENDED OPERATING CONDITIONS

| Parameter                 | Symbol          | Conditions | Value |      |      | Unit |
|---------------------------|-----------------|------------|-------|------|------|------|
|                           |                 |            | Min   | Typ  | Max  |      |
| Supply voltage            | V <sub>DD</sub> | —          | 4.75  | 5.00 | 5.25 | V    |
| Operating temperature     | T <sub>A</sub>  | —          | 0     | —    | 70   | °C   |
| High-level output current | I <sub>OH</sub> | —          | —     | —    | -2   | mA   |
| Low-level output current  | I <sub>OL</sub> | —          | —     | —    | 3.2  | mA   |

### DC CHARACTERISTICS

| Parameter                 | Symbol           | Conditions   | Value           |     |                 | Unit |
|---------------------------|------------------|--|-----------------|-----|-----------------|------|
|                           |                  |  | Min             | Typ | Max             |      |
| Supply current            | I <sub>DDS</sub> | Static V <sub>H</sub> = V <sub>DD</sub> , V <sub>L</sub> = V <sub>SS</sub> | —               | —   | 0.1             | mA   |
| High-level input voltage  | V <sub>H</sub>   | —  | 2.2             | —   | —               | V    |
| Low-level input voltage   | V <sub>L</sub>   | —  | —               | —   | 0.8             | V    |
| High-level output voltage | V <sub>OH</sub>  | I <sub>OH</sub> = -2mA   | 4.0             | —   | V <sub>DD</sub> | V    |
| Low level output voltage  | V <sub>OL</sub>  | I <sub>OL</sub> = 3.2mA  | V <sub>SS</sub> | —   | 0.4             | V    |
| Input leakage current     | I <sub>u</sub>   | V <sub>I</sub> = 0V to V <sub>DD</sub>                                     | -10             | —   | 10              | µA   |

### AC CHARACTERISTICS


| Parameter   | Symbol           | Value |     |     | Unit |
|---|------------------|-------|-----|-----|------|
|   |                  | Min   | Typ | Max |      |
| CLK cycle   | t <sub>cc</sub>  | 100   | —   | —   | ns   |
| CLK pulse width   | t <sub>cw</sub>  | 15    | —   | —   | ns   |
| N9~N0, D7~D0 set-up time  | t <sub>su</sub>  | 15    | —   | —   | ns   |
| N9~N0, D7~D0 hold time  | t <sub>hd</sub>  | 15    | —   | —   | ns   |
| Q9~Q0, $\overline{\text{ERR}}$ hold time  | t <sub>oh</sub>  | 3     | —   | —   | ns   |
| Q9~Q0, $\overline{\text{ERR}}$ data valid delay time                                | t <sub>ov</sub>  | —     | —   | 45  | ns   |
| Q9~Q0, $\overline{\text{ERR}}$ data valid delay time (from $\overline{\text{OE}}$ ) | t <sub>ove</sub> | 0     | —   | 40  | ns   |
| Q9~Q0, $\overline{\text{ERR}}$ data float delay time                                | t <sub>oze</sub> | 0     | —   | 40  | ns   |

Note: The AC Characteristics are guaranteed under the signal waveform shown on page 6.

T-45-23-21


MB86040

### TIMING CHART



•  $\overline{OE} = "L"$


### SIGNAL WAVEFORM




T-45-23-21

MB86040

## AC CHARACTERISTICS TEST CONDITION



(a)  $(L \rightarrow Z)$  Delay test circuit




(b)  $(Z \rightarrow H)$  Delay test circuit

- Output load capacitance  $C_L = 65\text{pF}$
- Output load resistance  $R_L = 2\text{k}\Omega$

## PACKAGE DIMENSIONS

40-LEAD PLASTIC DUAL IN-LINE PACKAGE  
(CASE No.: DIP-40P-M01)



©1988 FUJITSU LIMITED D40005S-3C

Dimensions in  
inches (millimeters)

All Rights Reserved. Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete information sufficient for construction purposes is not necessarily given. The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu. Fujitsu reserves the right to change products or specifications without notice. No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.