

ASSP for Graphics Control

Graphics Display Controller

MB86292

■ DESCRIPTION

The MB86292 is an evolved version of the Fujitsu MB86290A graphics controller designed for use in a car navigation system or amusement equipment. The MB86292 is a graphics display controller with an on-chip geometry processor and digital video capture facility. It can be connected to FCRAM.

Connecting the MB86292 to FCRAM which has lower latency upon a paging error speeds up the random access to memory, resulting in faster display and drawing. In addition, integrating the geometry processor reduces the CPU load, thereby improving the performance of the entire system.


■ FEATURES

- Operating frequency : 100 MHz (External clock of 14.32 MHz Max)
- Geometry processor : Capable of executing operations for geometric transformation and surface front/rear evaluation.
- Memory block : Capable of connecting SDRAM and FCRAM
- Video capture block : Embedded facility to capture digital video images, for example, from TV, capable of easily implementing "Picture in Picture" and video graphics superimposing.
- Host interface : Enables direct connection to various CPUs (Fujitsu SparcLite, Hitachi SH3/4 or NEC V83x) .

(Continued)

■ PACKAGE

256-pin plastic QFP



(FPT-256P-M09)

(Continued)

- Drawing features :
 - Drawing at a peak rate of 800 Mpixel/s (at an internal operating frequency of 100 MHz)
 - 2D drawing functions : Point, line, triangle, polygon, BLT and pattern drawing
 - 3D drawing functions : Point, line, triangle drawing and hidden surface removal by Z-buffering
 - Special effects : Anti-aliasing, bold/dashed-line processing, alpha blending, Gouraud shading, texture mapping (bilinear filtering, perspective correct) , and tiling
- Display features :
 - Maximum display resolution supported : 1024 × 768 pixels
 - Color display either with a color palette of 8 Bit/Pixel or directly using 5-bit RGB colors of 16 Bit/Pixel
 - Overlaying four layers of screen, of which two lower layers can be divided into the left and right parts
 - Supporting two 64 Pixel × 64 Pixel hardware cursors
 - Output of analog RGB and digital RGB signals
 - Capable of superimposing using an external synchronization mode
- Power-supply voltage : Two power supplies at 2.5 ± 0.2 V, for internal circuits and 3.3 ± 0.2 V for I/O parts
- Package : PlasticQFP with 256 pins (with a lead pitch of 0.4 mm)
- Process technology : CMOS 0.25 μ m

PIN ASSIGNMENT


WE0	1	256 CS	192 TESTH
WE1	2	255 BS	191 GV
WE2	3	254 RD	190 VSYNC
WE3	4	253 RESET	189 HSYNC
BCLKI	5	252 VSS	188 CSYNC
MODE0	6	251 VDDL	187 DISPE
MODE1	7	250 VDDH	186 DCLKO
MODE2	8	249 DTACK/TC	185 VDDH
TESTH	9	248 DRACK/DMAAK	184 VSS
TESTH	10	247 A24	183 VDDL
VDDH	11	246 A23	182 R7
VDDL	12	245 A22	181 R6
VSS	13	244 A21	180 R5
RDY	14	243 A20	179 R4
DREQ	15	242 A19	178 R3
INT	16	241 A18	177 G7
D0	17	240 A17	176 G6
D1	18	239 A16	175 G5
D2	19	238 A15	174 G4
D3	20	237 A14	173 G3
D4	21	236 VSS	172 B7
D5	22	235 VDDL	171 B6
VDDH	23	234 A12	170 B5
VSS	24	233 A11	169 B4
VDDL	25	232 A10	168 B3
D6	26	231 A9	167 VSS
D7	27	230 A8	166 VDDL
D8	28	229 A7	165 VDDH
D9	29	228 A6	164 MD63
D10	30	227 A5	163 MD62
D11	31	226 A4	162 MD61
D12	32	225 A3	161 MD60
D13	33	224 A2	160 MD59
D14	34	223 VSS	159 MD58
D15	35	222 VDDL	158 MD57
D16	36	221 VDDH	157 MD56
D17	37	220 OSCCNT	156 MD55
D18	38	219 PLLVDD	155 MD54
VSS	39	218 S	154 MD53
VDDL	40	217 OSCOUT	153 MD52
D19	41	216 PLLVSS	152 MD51
D20	42	215 CLK	151 MD50
D21	43	214 VSS	150 MD49
D22	44	213 VDDL	149 MD48
D23	45	212 CLKSELO	148 VSS
D24	46	211 CLKSEL1	147 VDDL
D25	47	210 CKM	146 MD47
D26	48	209 V17	145 MD46
D27	49	208 V16	144 MD45
D28	50	207 V15	143 MD44
D29	51	206 V14	142 MD43
D30	52	205 V11	141 MD42
D31	53	204 CCLK	140 MD41
VDDH	54	203 V10	139 MD40
VDDL	55	202 V13	138 MD39
VSS	56	201 V12	137 MD38
MD0	57	200 VSS	136 MD37
MD1	58	199 VDDL	135 MD36
MD2	59	188 VDDH	134 MD35
MD3	60	187 DCLKI	133 MD34
MD4	61	186 TESTH	132 MD33
MD5	62	185 TESTH	131 MD32
MD6	63	184 TESTH	130 VSS
MD7	64	183 TESTH	129 VDDH
VSS	65		
MD8	67		
MD9	68		
MD10	69		
MD11	70		
MD12	71		
MD13	72		
MD14	73		
MD15	74		
MD16	75		
MD17	76		
MD18	77		
MD19	78		
MD20	79		
MD21	80		
MD22	81		
VDDL	82		
VSS	83		
VSS	84		
MD23	85		
MD24	86		
MD25	87		
MD26	88		
MD27	89		
MD28	90		
MD29	91		
MD30	92		
MD31	93		
MA0	94		
MA1	95		
MA2	96		
MA3	97		
MA4	98		
VDDH	99		
VSS	100		
MCLKO	101		
MA5	102		
MA6	103		
MA7	104		
MA8	105		
MA9	106		
MA10	107		
MA11	108		
MA12	109		
MA13	110		
MVE	111		
VDDH	112		
VDDL	113		
VSS	114		
MDQM0	115		
MDQM1	116		
MDQM2	117		
MDQM3	118		
MDQM4	119		
MDQM5	120		
MDQM6	121		
MDQM7	122		
MCRAS	123		
MCA5	124		
VDDL	125		
VSS	126		
MCLKI	127		
RGBEN	128		

- VSS/PLLVSS : Ground
- VDDH : 3.3 V power supply
- VDDL/PLLVDD : 2.5 V power supply
- PLLVDD : PLL power supply
- OPEN : Do not connect anything.
- TESTH : Input the high level.

Notes :

- The PLLVDD should be separated on the board.
- Insert a bypass capacitor with a superior high-frequency characteristic between the power supply and ground.
Place the capacitor as near the pins as possible.

■ PIN DESCRIPTION



• Host Interface Pins

Pin Name	Input/output	Function
MODE0-MODE2	Input	Host CPU mode/Ready mode select
$\overline{\text{RESET}}$	Input	Hardware reset
D0-D31	Input/output	Host CPU bus data
A2-A24	Input	Host CPU bus address (Connect A24 to $\overline{\text{MWR}}$ in V832 mode.)
BCLKI	Input	Host CPU bus clock
$\overline{\text{BS}}$	Input	Bus cycle start signal
$\overline{\text{CS}}$	Input	Chip select signal
$\overline{\text{RD}}$	Input	Read strobe signal
$\overline{\text{WE0}}$	Input	D0-D7 write strobe signal
$\overline{\text{WE1}}$	Input	D8-D15 write strobe signal
$\overline{\text{WE2}}$	Input	D16-D23 write strobe signal
$\overline{\text{WE3}}$	Input	D24-D31 write strobe signal
$\overline{\text{RDY}}$	Output Tristate	Wait request signal ("0" for wait state with SH3; "1" for wait state with SH4, V832, or SPARClite)
DREQ	Output	DMA request signal (active low with both SH and V832)
DRACK/ DMAAK	Input	DMA request acknowledge signal (Connect this to DMAAK in V832 mode. Active high with both SH and V832.)
DTACK/ $\overline{\text{TC}}$	Input	DMA transfer strobe signal (Connect this to $\overline{\text{TC}}$ in V832 mode. SH = active high, V832 = active low)
$\overline{\text{INT}}$	Output	Host CPU interrupt signal (SH = active low, V832 = active high)
TESTH	Input	Test signal

Note : The host interface can connect the MB86292 to the SH4 (SH7750) or SH3 (SH7709) from Hitachi Ltd. the V832 from NEC, or to the SPARClite (MB86833) from Fujitsu without any external circuit in between. (Using the SRAM interface allows the MB86292 to use another CPU.) The host CPU is set by the MODE0 and MODE1 pins as shown below.

MODE1 pin	MODE0 pin	CPU Type
L	L	SH3
L	H	SH4
H	L	V832
H	H	SPARClite

Note : The MODE2 pin can be used to set the Ready signal level to be used upon completion of the bus cycle. To use the MODE2 signal at "H" level, set the software setting to two cycles.

MODE2 pin	Ready signal mode
L	Set $\overline{\text{RDY}}$ signal to "Not Ready" level upon completion of bus cycle.
H	Set $\overline{\text{RDY}}$ signal to "Ready" level upon completion of bus cycle.

- Notes :
- The host interface transfers data signals at a fixed width of 32 bits.
 - There are 23 lines for address signals handled in double words (32 bits) and 32 Mbytes of address space.
 - The external bus can be used at an operating frequency of 100 MHz maximum.
 - The $\overline{\text{RDY}}$ signal at the low level sets the ready state in the SH4 or V832 mode; the signal at the low level sets the wait state in the SH3 mode. Note that the $\overline{\text{RDY}}$ signal is a tristate output signal synchronized to the rise of BCLKI.
 - The host interface supports DMA transfer using an external DMA controller.
 - The host interface generates a host processor interrupt signal.
 - The $\overline{\text{RESET}}$ pin requires low level input of at least 300 μs after setting "S" (PLL reset signal) to high level.
 - Fix the TEST signal at high level.
 - In the V832 mode, connect the following pins as specified :

ORCHID Pin Name	V832 Signal Name
A24	$\overline{\text{MWR}}$
DTACK	$\overline{\text{TC}}$
DRACK	DMAAK

• Video Output Interface Pins

Pin Name	Input/output	Function
DCLKO	Output	Display dot clock signal output
DCLKI	Input	Dot clock signal input
HSYNC	Input/output	Horizontal sync signal output Horizontal sync signal input in external synchronization mode
VSYNC	Input/output	Vertical sync signal output Vertical sync signal input in external synchronization mode
CSYNC	Output	Composite sync signal output
DISPE	Output	Display effective period signal
GV	Output	Graphics/video select signal
R3-R7	Output	Digital video (R) signal output
G3-G7	Output	Digital video (G) signal output
B3-B7	Output	Digital video (B) signal output
$\overline{\text{RGBEN}}$	Input	RGB2-0 output/memory bus (MD63-55) select signal

- Notes :
- The video output interface outputs RGB pieces of five-bit display data by default. It can output RGB pieces of eight-bit display data depending on conditions. R0-2, G0-2, and B0-2 can be output to MD61-MD63, MD58-MD60, and MD58-MD60, respectively, by fixing $\overline{\text{RGBEN}}$ to 0. When eight-bit RGB output is selected, only the 32-bit memory bus width mode can be used.
 - Using an additional external circuit, the video output interface can generate composite video signals.
 - The video output interface can provide display synchronized with external video. The mode for synchronization with the DCLKI signal can be selected as well as the mode for synchronization with a set dot clock as for normal display.
 - The HSYNC and VSYNC signals must be pulled up outside the LSI as they enter the input state upon reset.
 - The GV signal serves to switch between graphics and video for chroma keying. The pin outputs a low level signal to select video.

• Video Capture Interface Pins

Pin Name	Input/output	Function
CCLK	Input	Digital video input clock signal input
VI0-VI7	Input	Digital video data input

Note : The video capture interface inputs digital video signals in the ITU-RBT-656 format.

• Graphics Memory Interface Pins

Pin Name	Input/output	Function
MD0-MD54	Input/output	Graphics memory bus data
MD55-MD63	Input/output	Graphics memory bus data or RGB0-RGB2 output
MA0-MA13	Output	Graphics memory bus data
MRAS	Output	Row address strobe
MCAS	Output	Column address strobe
MWE	Output	Write enable
MDQM0-MDQM7	Output	Data mask
MCLKO	Output	Graphics memory clock output
MCLKI	Input	Graphics memory clock input

Notes : • The graphics memory interface connects the MB86292 to the external memory used for graphical image data. The interface can directly accept 128-Mbit SDRAM or 64-Mbit SDRAM (with a 16-bit or 32-bit data bus) without any external circuit.

- Memory bus data can be selected between 64 bits and 32 bits. To use 32-bit data, leave the MD32-MD63 and MDQM4-7 pins open in the eight-bit RGB output mode ($\overline{\text{RGBEN}}$ pin = 0) or the MD32-MD54 and MDQM4-7 pins open in the eight-bit RGB output mode ($\overline{\text{RGBEN}}$ pin = 0).
- Connect the MCLKI pin to the MCLKO pin.
- When $\overline{\text{RGBEN}}$ is fixed to 1, MD55-MD63 can be used as graphics memory bus data. When $\overline{\text{RGBEN}}$ is fixed to 0, RGB0-2 is output.

• Clock Input Pins

Pin Name	Input/output	Function
CLK	Input	Clock input signal
S	Input	PLL reset signal
CKM	Input	Clock mode signal
CLKSEL [1 : 0]	Input	Clock rate select signal
OSCOU ^{*1}	Input/output	For connection of crystal oscillator (Reserved)
OSCCNT ^{*2}	Input	Crystal oscillator select pin (Reserved)

*1 : Do not connect anything.

*2 : Input the "H" level.

Notes : • The clock input block inputs the clock signal that serves as the basis for the reference clock for the internal operating clock and display dot clock. Usually input 4 Fsc (= 14.31818 MHz for NTSC). The internal PLL generates the internal operating clock signal of 100 MHz and the display reference clock signal of 200 MHz.

- The internal operating clock signal to be used can be selected between the clock signal (100 MHz) generated by the internal PLL and the bus clock BCLKI input to the host CPU interface. Select the BCLKI input to use the host CPU bus at 100 MHz.


CKM	Clock Mode
L	Select internal PLL output.
H	Select host CPU bus clock (BCLKI).

- Use the CLKSEL pin to select the input clock frequency for using the internal PLL with CKM = L.

CLKSEL1	CLKSEL0	Input Clock Frequency	Multiplier	Display reference clock
L	L	Input 13.5 MHz.	× 15	202.5 MHz
L	H	Input 14.32 MHz.	× 14	200.48 MHz
H	L	Input 17.73 MHz.	× 11	195.03 MHz
H	H	Reserved	—	—

Note : Immediately after turning the power supply on, input a pulse whose low level period is 500 ns or more to the S pin before setting it to high level. After the S signal goes high, input the $\overline{\text{RESET}}$ signal at low level for 300 μs or more.

■ BLOCK DIAGRAM



■ FUNCTION BLOCKS

• Host Interface

This block allows the MB86292 to be connected to the SH3 or SH4 microprocessor from Hitachi Ltd., the V83x microprocessor from NEC, or to the SPARCLite from Fujitsu without any external circuit in between. The block provides an interface to transfer display list and texture pattern data directly from main memory to this device's graphics memory or internal register using the external DMA controller.

• External Memory Controller

This block connects external SDRAM or FCRAM. The data bus can be selected between 64 bits and 32 bits and the maximum operating frequency is 100 MHz.

• Display Controller

This block contains a three-channel, eight-bit D/A converter to output analog RGB signals. The block has eight-bit RGB digital video outputs, allowing an external digital video encoder to be connected. The block supports resolutions of up to XGA (1024×768 pixels), enabling flexible setting.

• Set-up Engine

The on-chip geometry engine executes mathematical operations required for graphics processing precisely using the fronting-point format. The geometry engine executes the required geometry processes selected depending on the drawing mode and primitive type settings up to the final drawing process.

• 2D/3D Rendering Engine

This block draws images in two or three dimensions.

2D drawing

The block provides the anti-aliasing and alpha blending functions to display high-quality images even on a low-resolution LCD.

3D drawing

The block provides true 3D drawing functions such as perspective texture mapping and Gouraud shading.

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating		Unit
		Min	Max	
Power supply voltage	V _{DDL} *	- 0.5	3.0	V
	V _{DDH}	- 0.5	4.0	
Input voltage	V _I	- 0.5	V _{DDH} + 0.5 (< 4.0)	V
Output current	I _O	- 13	+ 13	mA
Power pin current	I _{POW}	60	60	mA
Ambient storage temperature	T _{stg}	- 55	+ 125	°C

* : The PLL power supply is included.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Value			Unit
		Min	Typ	Max	
Power supply voltage	V _{DDL} *	2.3	2.5	2.7	V
	V _{DDH}	3.0	3.3	3.6	
Input voltage ("H" level)	V _{IH}	2.0	—	V _{DDH} + 0.3	V
Input voltage ("L" level)	V _{IL}	- 0.3	—	+ 0.8	V
Ambient operating temperature	T _A	- 40	—	+ 85	°C

* : The PLL power supply is included.

Notes : • The VDDL and VDDH power supplies can be turned on or off in either order.

Note, however, that the VDDH voltage must not be applied alone continuously for several seconds.

- Do not input the HSYNC, VSYNC, or EO signal with the power-supply voltage not applied. (See "Input voltage" in "■ ABSOLUTE MAXIMUM RATINGS".)
- After turning the power on, input a pulse remaining at low level for at least 500 ns to the S pin. Then, set the S pin to high level and input the RESET signal held at low level for at least 300 μs.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

■ ELECTRICAL CHARACTERISTICS

1. DC Characteristics

(VDDL = 2.5 ± 0.2 V, VDDH = 3.3 ± 0.3, VSS = 0.0 V, Ta = 0 °C to + 70 °C)

Parameter	Symbol	Value			Unit
		Min	Typ	Max	
Output voltage ("H" level) *1	V _{OH}	V _{DDH} - 0.2	—	V _{DDH}	V
Output voltage ("L" level) *2	V _{OL}	0.0	—	0.2	V
Output current ("H" level)	I _{OH1} *3	- 2.0	—	—	mA
	I _{OH2} *4	- 4.0			
	I _{OH3} *5	- 8.0			
Output current ("L" level)	I _{OL1} *3	2.0	—	—	mA
	I _{OL2} *4	4.0			
	I _{OL3} *5	8.0			
Input leakage current	I _L	—	—	± 5	μA
Pin capacitance	C	—	—	16	pF

*1 : Value when -100 μA current flows into output pins.

*2 : Value when 100 μA current flows into output pins.

*3 : Output characteristics of the MD0-63 and MDQM0-7 signal.


*4 : Output characteristics of the signals other than those in *3 and *5

*5 : MCLKO signal output characteristics

2. AC Characteristics


($V_{IH} = 2.0\text{ V}$, $V_{IL} = 0.8\text{ V}$)

• Input measurement conditions



- $t_r, t_f \leq 5\text{ ns}$
- Input measurement standard : $(V_{IH} + V_{IL}) / 2$

• Output measurement conditions



- Output measurement standard : $t_{pLZ} : V_{OL} + 0.5\text{ V}$
 $t_{pHZ} : V_{OH} - 0.5\text{ V}$
 Else : $V_{DD}/2$

(1) Host Interface

• Clock

Parameter	Symbol	Condition	Value			Unit
			Min	Typ	Max	
BCLKI frequency	f _{BCLKI}	—	—	—	100	MHz
BCLKI H period	t _{HBCLKI}	—	1	—	—	ns
BCLKI L period	t _{LBCLKI}	—	1	—	—	ns


• Host interface signals

(Operating condition : External load of 20 pF)


Parameter	Symbol	Condition	Value			Unit
			Min	Typ	Max	
Address setup time	t _{ADS}	—	3.0	—	—	ns
Address hold time	t _{ADH}	—	1.0	—	—	ns
\overline{BS} setup time	t _{BSS}	—	3.5	—	—	ns
\overline{BS} hold time	t _{BSH}	—	0.0	—	—	ns
\overline{CS} setup time	t _{CSS}	—	3.5	—	—	ns
\overline{CS} hold time	t _{CSH}	—	0.0	—	—	ns
\overline{RD} setup time	t _{RDS}	—	3.0	—	—	ns
\overline{RD} hold time	t _{RDH}	—	0.0	—	—	ns
\overline{WE} setup time	t _{WES}	—	5.5	—	—	ns
\overline{WE} hold time	t _{WEH}	—	0.0	—	—	ns
Write data setup time	t _{WDS}	—	3.5	—	—	ns
Write data hold time	t _{WDH}	—	0.0	—	—	ns
DTACK setup time	t _{DAKS}	—	3.5	—	—	ns
DTACK hold time	t _{DAKH}	—	0.0	—	—	ns
DRACK setup time	t _{DRKS}	—	4.0	—	—	ns
DRACK hold time	t _{DRKH}	—	0.0	—	—	ns
Read data delay time (to \overline{RD})	t _{RDDZ}	—	2.5	—	8.5	ns
Read data delay time	t _{RDD}	—	4.0	—	10.5	ns
\overline{RDY} delay time (to \overline{CS})	t _{RDYDZ}	—	2.0	—	6.0	ns
\overline{RDY} delay time	t _{RDYD}	—	2.5	—	6.5	ns
\overline{INT} delay time	t _{INTD}	—	2.5	—	7.0	ns
DREQ delay time	t _{DRQD}	—	2.5	—	6.5	ns
MODE hold time	t _{MODH}	*	—	—	20.0	ns

* : Hold time for reset cancellation


• Clock




• Input setup and hold times




• Read/write enable (\overline{RD} , \overline{WE}) setup and hold times



- DREQ/ $\overline{\text{INT}}$ output delay time




- $\overline{\text{RDY}}$ delay value (with respect to $\overline{\text{CS}}$)




- $\overline{\text{RDY}}$, D output delay values

(The D pin outputs effective data from the $\overline{\text{RDY}}$ assert cycle.)



- MODE signal hold time



(2) Video Interface

• Clock

Parameter	Symbol	Condition	Value			Unit
			Min	Typ	Max	
CLK frequency	f _{CLK}	—	—	14.318	—	MHz
CLK H period	t _{HCLK}	—	25	—	—	ns
CLK L period	t _{LCLK}	—	25	—	—	ns
DCLKI frequency	f _{DCLKI}	—	—	—	67	MHz
DCLKI H period	t _{HDCLKI}	—	5	—	—	ns
DCLKI L period	t _{LDCLKI}	—	5	—	—	ns
DCLKO frequency	f _{DCKO}	—	—	—	67	MHz

• Input signals

Parameter	Symbol	Condition	Value			Unit
			Min	Typ	Max	
HSYNC input pulse width	t _{WHSYNC0}	*1	3	—	—	clock
	t _{WHSYNC1}	*2	3	—	—	clock
HSYNC input setup time	t _{SHSYNC}	*2	10	—	—	ns
HSYNC input hold time	t _{HHSYNC}	*2	10	—	—	ns
VSYNC input pulse width	t _{WHSYNC1}	—	1	—	—	HSYNC cycle


*1 : Applied only in PLL synchronization mode (CKS = 0) . The reference clock is the internal PLL's output with Cycle = 1/ (14 f_{CLK}) .

*2 : Applied only in DCLKI synchronization mode (CKS = 1) . The reference clock is DCLKI.


• Output signals

Parameter	Symbol	Condition	Value			Unit
			Min	Typ	Max	
RGB output delay time	t _{RGB}	—	2	—	10	ns
DISPE output delay time	t _{DEO}	—	2	—	10	ns
HSYNC output delay time	t _{DHSYNC}	—	2	—	10	ns
VSYNC output delay time	t _{DVSYNC}	—	2	—	10	ns
CSYNC output delay time	t _{DCSYNC}	—	2	—	10	ns
GV output delay time	t _{DGV}	—	2	—	10	ns


• Clock



• HSYNC signal setup and hold



• Output signal delay



(3) Graphics Memory Interface

• Clock

Parameter	Symbol	Condition	Value			Unit
			Min	Typ	Max	
MCLKO frequency	f _{MCLKO}	—	—	—	*	MHz
MCLKO H period	t _{HMCLKO}	—	1.0	—	—	ns
MCLKO L period	t _{LMCLKO}	—	1.0	—	—	ns
MCLKI frequency	f _{MCLKI}	—	—	—	*	MHz
MCLKI H period	t _{HMCLKI}	—	1.0	—	—	ns
MCLKI L period	t _{LMCLKI}	—	1.0	—	—	ns
MCLKI delay to MCLKO	t _{OID}	—	0.0	—	3.5	ns

* : In BUS asynchronous mode, the frequency is half the internal PLL oscillation frequency. In Bus synchronous mode, the frequency is the same as BCLKI.


• Input/output signals

Parameter	Symbol	Condition	Value			Unit
			Min	Typ	Max	
MA, MRAS, MCAS, MWE setup time	t _{MADS}	*1	3.2	—	—	ns
MA, MRAS, MCAS, MWE hold time	t _{MADH}	*1	1.3	—	—	ns
MDQM data setup time	t _{MDQMDS}	*1	3.2	—	—	ns
MDQM data hold time	t _{MDQMDH}	*1	1.3	—	—	ns
MD output data setup time	t _{MDODS}	*1	3.2	—	—	ns
MD output data hold time	t _{MDODH}	*1	1.3	—	—	ns
MD input data setup time	t _{MDIDS}	*2	3.0	—	—	ns
MD input data hold time	t _{MDIDH}	*2	1.0	—	—	ns


*1 : Setup/hold time with respect to MCLKO

*2 : Setup/hold time with respect to MCLKI


• Clock




• Input signal setup and hold times



• MCLKI signal delay



• Output signal delay



(4) PLL Standards

Parameter	Value			Remarks
	Min	Typ	Max	
Input frequency	—	14.31818 MHz	—	
Output frequency	—	—	200.45452 MHz	Multiplied by 14
Duty ratio	101.3 %	—	93.1 %	PLL output clock H/L pulse width ratio
Jitter	180 ps	—	– 150 ps	Cycle difference between two consecutive cycles


■ ORDERING INFORMATION

Part Number	Package	Remarks
MB86292PFFS-G-BND	256-pin plastic QFP (FPT-256P-M09)	

■ PACKAGE DIMENSION

256-pin plastic QFP
(FPT-256P-M09)

*Pins width and pins thickness include plating thickness.



© 2000 FUJITSU LIMITED F256025S-c-2-2

Dimensions in mm (inches)

FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED
Marketing Division
Electronic Devices
Shinjuku Dai-Ichi Seimei Bldg. 7-1,
Nishishinjuku 2-chome, Shinjuku-ku,
Tokyo 163-0721, Japan
Tel: +81-3-5322-3353
Fax: +81-3-5322-3386

<http://edevice.fujitsu.com/>

North and South America

FUJITSU MICROELECTRONICS AMERICA, INC.
3545 North First Street,
San Jose, CA 95134-1804, U.S.A.
Tel: +1-408-922-9000
Fax: +1-408-922-9179

Customer Response Center
Mon. - Fri.: 7 am - 5 pm (PST)
Tel: +1-800-866-8608
Fax: +1-408-922-9179

<http://www.fma.fujitsu.com/>

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH
Am Siebenstein 6-10,
D-63303 Dreieich-Buchsschlag,
Germany
Tel: +49-6103-690-0
Fax: +49-6103-690-122

<http://www.fme.fujitsu.com/>

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LTD.
#05-08, 151 Lorong Chuan,
New Tech Park,
Singapore 556741
Tel: +65-281-0770
Fax: +65-281-0220

<http://www.fmal.fujitsu.com/>

Korea

FUJITSU MICROELECTRONICS KOREA LTD.
1702 KOSMO TOWER, 1002 Daechi-Dong,
Kangnam-Gu, Seoul 135-280
Korea
Tel: +82-2-3484-7100
Fax: +82-2-3484-7111

F0203

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.