# MB86294/294S <CORAL\_LB> Graphics Controller Specifications

Revision 1.0

31st Jan, 2003



Copyright © FUJITSU LIMITED 2001 ALL RIGHTS RESERVED

- The specifications in this manual are subject to change without notice. Contact our Sales Department before purchasing the product described in this manual.
- Information and circuit diagrams in this manual are only examples of device applications, they are
  not intended to be used in actual equipment. Also, Fujitsu accepts no responsibility for
  infringement of patents or other rights owned by third parties caused by use of the information and
  circuit diagrams.
- The contents of this manual must not be reprinted or duplicated without permission of Fujitsu.
- Fujitsu's semiconductor devices are intended for standard uses (such as office equipment (computers and OA equipment), industrial/communications/measuring equipment, and personal/home equipment). Customers using semiconductor devices for special applications (including aerospace, nuclear, military and medical applications) in which a failure or malfunction might endanger life or limb and which require extremely high reliability must contact our Sales Department first. If damage is caused by such use of our semiconductor devices without first consulting our Sales Department, Fujitsu will not assume any responsibility for the loss.
- Semiconductor devices fail with a known probability. Customers must use safety design (such as redundant design, fireproof design, over-current prevention design, and malfunction prevention design) so that failures will not cause accidents, injury or death).
- If the products described in this manual fall within the goods or technologies regulated by the Foreign Exchange and Foreign Trade Law, permission must be obtained before exporting the goods or technologies.

# **Update history**

Date	Version	Page count	Change
2003.1.31	1.0	303	First release

# CONTENTS

1	GENE	RAL	11
	1.1	PREFACE	11
	1.2	FEATURES	12
	1.3	BLOCK DIAGRAM	13
	1.4	FUNCTIONAL OVERVIEW	14
	1.4.1	Host CPU interface	14
	1.4.2	External memory interface	16
	1.4.3	Display controller	17
	1.4.4	Video Capture	19
	1.4.5	Geometry processing	19
	1.4.6	2D Drawing	20
	1.4.7	3D Drawing	22
	1.4.8	Special effects	23
	1.4.9	Others	26
2	PINS		27
	2.1	SIGNALS	27
	2.1.1	Signal lines	27
	2.2	PIN ASSIGNMENT	28
	2.2.1	PBGA256 Pin assignment diagram (TOP_VIEW)	28
	2.2.2	PBGA256 Pin assignment table	29
	2.2.3	HQFP256 Pin assignment diagram	30
	2.2.4	HQFP256 Pin assignment table	31
	2.3	PIN FUNCTION	33
	2.3.1	Host CPU interface	33
	2.3.2	Video output interface	35
	2.3.3	Video Capture interface	36
	2.3.4	Graphics memory interface	37
	2.3.5	Clock input	38
	2.3.6	Test pins	39
	2.3.7	Reset sequence	39
3	PROC	EDURE OF THE HARDWARE INITIALIZATION	40
	3.1	HARDWARE RESET	40
	3.2	RE-RESET	40
	3.3	SOFTWARE RESET	40
4	HOST	INTERFACE	41

4.1	OPERATION MODE	41
4.1.1	Host CPU mode	41
4.1.2	Ready signal mode	41
4.1.3	BS signal mode	42
4.1.4	Endian	42
4.2	ACCESS MODE	43
4.2.1	SRAM interface	43
4.2.2	FIFO interface (fixed transfer destination address)	43
4.3	DMA TRANSFER	44
4.3.1	Data transfer unit	44
4.3.2	Address mode	44
4.3.3	Bus mode	45
4.3.4	DMA transfer request	45
4.3.5	Ending DMA transfer	45
4.4	TRANSFER OF LOCAL DISPLAY LIST	46
4.5	INTERRUPT	47
4.6	SH3 MODE	47
4.7	WAIT	47
4.8	MEMORY MAP	48
5 GRAF	PHICS MEMORY	50
5.1	CONFIGURATION	50
5.1.1	Data type	50
5.1.1 5.1.2	Data type Memory Mapping	
	· ·	51
5.1.2 5.1.3	Memory Mapping	51
5.1.2 5.1.3	Memory Mapping  Data Format	51 51
5.1.2 5.1.3 5.2	Memory Mapping  Data Format  FRAME MANAGEMENT.	515153
5.1.2 5.1.3 5.2 5.2.1	Memory Mapping  Data Format  FRAME MANAGEMENT  Single Buffer	51535353
5.1.2 5.1.3 5.2 5.2.1 5.2.2	Memory Mapping  Data Format  FRAME MANAGEMENT  Single Buffer  Double Buffer	51535353
5.1.2 5.1.3 5.2 5.2.1 5.2.2 5.3	Memory Mapping  Data Format  FRAME MANAGEMENT  Single Buffer  Double Buffer  MEMORY ACCESS  Memory Access by host CPU	5153535353
5.1.2 5.1.3 5.2 5.2.1 5.2.2 5.3 5.3.1	Memory Mapping.  Data Format.  FRAME MANAGEMENT.  Single Buffer.  Double Buffer.  MEMORY ACCESS	515353535353
5.1.2 5.1.3 5.2 5.2.1 5.2.2 5.3 5.3.1 5.3.2	Memory Mapping  Data Format  FRAME MANAGEMENT  Single Buffer  Double Buffer  MEMORY ACCESS  Memory Access by host CPU  Priority of memory accessing	51535353535353
5.1.2 5.1.3 5.2 5.2.1 5.2.2 5.3 5.3.1 5.3.2 5.4 5.4.1	Memory Mapping  Data Format  FRAME MANAGEMENT  Single Buffer  Double Buffer  MEMORY ACCESS  Memory Access by host CPU  Priority of memory accessing  CONNECTION WITH MEMORY	5153535353535353
5.1.2 5.1.3 5.2 5.2.1 5.2.2 5.3 5.3.1 5.3.2 5.4 5.4.1	Memory Mapping  Data Format  FRAME MANAGEMENT  Single Buffer  Double Buffer  MEMORY ACCESS  Memory Access by host CPU.  Priority of memory accessing  CONNECTION WITH MEMORY  Connection with memory	5153535353535454
5.1.2 5.1.3 5.2 5.2.1 5.2.2 5.3 5.3.1 5.3.2 5.4 5.4.1 6 DISPI	Memory Mapping  Data Format  FRAME MANAGEMENT  Single Buffer  Double Buffer  MEMORY ACCESS  Memory Access by host CPU  Priority of memory accessing  CONNECTION WITH MEMORY  Connection with memory  AY CONTROLLER	
5.1.2 5.1.3 5.2 5.2.1 5.2.2 5.3 5.3.1 5.3.2 5.4 5.4.1 6 DISPI	Memory Mapping.  Data Format  FRAME MANAGEMENT.  Single Buffer  Double Buffer  MEMORY ACCESS  Memory Access by host CPU.  Priority of memory accessing  CONNECTION WITH MEMORY  Connection with memory  AY CONTROLLER  OVERVIEW  DISPLAY FUNCTION.	
5.1.2 5.1.3 5.2 5.2.1 5.2.2 5.3 5.3.1 5.3.2 5.4 5.4.1 6 DISPI 6.1 6.2	Memory Mapping  Data Format  FRAME MANAGEMENT  Single Buffer  Double Buffer  MEMORY ACCESS  Memory Access by host CPU  Priority of memory accessing  CONNECTION WITH MEMORY  Connection with memory  AY CONTROLLER  DISPLAY FUNCTION  Layer configuration	
5.1.2 5.1.3 5.2 5.2.1 5.2.2 5.3 5.3.1 5.3.2 5.4 5.4.1 6 DISPI 6.1 6.2 6.2.1 6.2.2	Memory Mapping.  Data Format  FRAME MANAGEMENT.  Single Buffer  Double Buffer  MEMORY ACCESS  Memory Access by host CPU  Priority of memory accessing  CONNECTION WITH MEMORY  Connection with memory  AY CONTROLLER  OVERVIEW  DISPLAY FUNCTION.  Layer configuration  Overlay.	
5.1.2 5.1.3 5.2 5.2.1 5.2.2 5.3 5.3.1 5.3.2 5.4 5.4.1 6 DISPI 6.1 6.2 6.2.1	Memory Mapping  Data Format  FRAME MANAGEMENT  Single Buffer  Double Buffer  MEMORY ACCESS  Memory Access by host CPU  Priority of memory accessing  CONNECTION WITH MEMORY  Connection with memory  AY CONTROLLER  DISPLAY FUNCTION  Layer configuration	

	6.3	DISPLAY COLOR	62
	6.4	CURSOR	63
	6.4.1	Cursor display function	. 63
	6.4.2	Cursor control	63
	6.5	DISPLAY SCAN CONTROL	64
	6.5.1	Applicable display	64
	6.5.2	Interlace display	65
	6.6	THE EXTERNAL SYNCHRONOUS SIGNAL	66
	6.7	VIDEO INTERFACE, NTSC/PAL OUTPUT	69
7	VIDEO	O CAPTURE	.70
•			
	7.1	FORMAT	
	7.1.1	Input Data Format	
	7.1.2	Video Signal Capture	
	7.1.3	Non-interlace Transformation	
	7.2	VIDEO BUFFER	
	7.2.1	Data Format	
	7.2.2	Synchronous Control	
	7.2.3	Area Allocation	
	7.2.4	Window Display	
	7.2.5	Interlace Display	
	7.3	SCALING	
	7.3.1	Video Reduction Function	
	7.3.2	Vertical Interpolation	
	7.4	ERROR HANDLING	
	7.4.1	Error Detection Function	. 73
8	GEON	METRY ENGINE	.74
	8.1	GEOMETRY PIPELINE	74
	8.1.1	Processing flow	
	8.1.2	Model-view-projection (MVP) transformation (OC®CC coordinate transformation)	
	8.1.3	3D-2D transformation (CC@NDC coordinate transformation)	
	8.1.4	View port transformation (NDC®DC coordinate transformation)	
	8.1.5	View volume clipping	
	8.1.6	Back face curling	
	8.2	DATA FORMAT	
	8.2.1	Data format	
	8.3	SETUP ENGINE	
	8.3.1	Setup processing	
	8.4	LOG OUTPUT OF DEVICE COORDINATES	
	8.4.1	Log output mode	
	0.7.1	Log output mout	JU

	8.4.2	Log output destination address	80
9	DRAV	VING PROCESSING	81
	9.1	COORDINATE SYSTEM	81
	9.1.1	Drawing coordinates	81
	9.1.2	Texture coordinates	82
	9.1.3	Frame buffer	83
	9.2	FIGURE DRAWING	84
	9.2.1	Drawing primitives	84
	9.2.2	Polygon drawing function	84
	9.2.3	Drawing parameters	85
	9.2.4	Anti-aliasing function	86
	9.3	BIT MAP PROCESSING	87
	9.3.1	BLT	87
	9.3.2	Pattern data format	87
	9.4	TEXTURE MAPPING	88
	9.4.1	Texture size	88
	9.4.2	Texture color	88
	9.4.3	Texture lapping	89
	9.4.4	Filtering	90
	9.4.5	Perspective correction	90
	9.4.6	Texture blending	91
	9.4.7	Bi-linear high-speed mode	91
	9.5	RENDERING	93
	9.5.1	Tiling	93
	9.5.2	Alpha blending	93
	9.5.3	Logic operation	94
	9.5.4	Hidden plane management	94
	9.6	DRAWING ATTRIBUTES	95
	9.6.1	Line drawing attributes	95
	9.6.2	Triangle drawing attributes	95
	9.6.3	Texture attributes	96
	9.6.4	BLT attributes	97
	9.6.5	Character pattern drawing attributes	97
	9.7	BOLD LINE	98
	9.7.1	Starting and ending points	98
	9.7.2	Broken line pattern	99
	9.7.3	Edging	100
	9.7.4	Interpolation of bold line joint	101
	9.8	SHADOWING	102

	9.8.1	Shadowing	102
10	DISPLA	Y LIST	103
1	0.1	OVERVIEW	103
	10.1.1	Header format	104
	10.1.2	Parameter format	104
1	0.2	GEOMETRY COMMANDS	105
	10.2.1	Geometry command list	105
	10.2.2	Explanation of geometry commands	108
1	0.3 F	RENDERING COMMAND	119
	10.3.1	Command list	119
	10.3.2	Details of rendering commands	124
11	REGIST	ER	134
1	1.1 F	REGISTER LIST	134
	11.1.1	Host interface register list	134
	11.1.2	Graphics memory interface register list	136
	11.1.3	Display controller register list	137
	11.1.4	Video Capture register list	142
	11.1.5	Drawing engine register list	143
	11.1.6	Geometry engine register list	149
1	1.2 E	XPLANATION OF REGISTER	150
	11.2.1	Host interface registers	151
	11.2.2	Graphics memory interface registers	158
	11.2.3	Display control register	161
	11.2.4	Video Capture Registers	209
	11.2.5	Drawing control registers	216
	11.2.6	Drawing mode registers	219
	11.2.7	Triangle drawing registers	238
	11.2.8	Line drawing registers	241
	11.2.9	Pixel drawing registers	242
	11.2.10	Rectangle drawing registers	242
	11.2.11	Blt registers	243
	11.2.12	High-speed 2D line drawing registers	244
	11.2.13	High-speed 2D triangle drawing registers	245
	11.2.14	Geometry control register	246
	11.2.15	Geometry mode registers	248
	11.2.16	Display list FIFO registers	255
12	TIMING	DIAGRAM	256
1	2.1 H	OST INTERFACE	256

	12.1.1	CPU read/write timing diagram in SH3 mode (Normally Not Ready Mode)	256
	12.1.2	CPU read/write timing diagram in SH3 mode (Normally Ready Mode)	257
	12.1.3	CPU read/write timing diagram in SH4 mode (Normally Not Ready Mode)	258
	12.1.4	CPU read/write timing diagram in SH4 mode (Normally Ready Mode)	259
	12.1.5	CPU read/write timing diagram in V832 mode (Normally Not Ready Mode)	260
	12.1.6	CPU read/write timing diagram in V832 mode (Normally Ready Mode)	261
	12.1.7	CPU read/write timing diagram in SPARClite (Normally Not Ready Mode)	262
	12.1.8	CPU read/write timing diagram in SPARClite (Normally Ready Mode)	263
	12.1.9	SH4 single-address DMA write (transfer of 1 long word)	264
	12.1.1	O SH4 single-address DMA write (transfer of 8 long words)	265
	12.1.1	SH3/4 dual-address DMA (transfer of 1 long word)	266
	12.1.1	2 SH3/4 dual-address DMA (transfer of 8 long words)	266
	12.1.1	3 V832 DMA transfer	267
	12.1.1	4 SH4 single-address DMA transfer end timing	268
	12.1.1	5 SH3/4 dual-address DMA transfer end timing	268
	12.1.1	6 V832 DMA transfer end timing	269
	12.1.1	7 SH4 dual DMA write without ACK	270
	12.1.1	8 Dual-address DMA (without ACK) end timing	271
1	12.2	GRAPHICS MEMORY INTERFACE	272
	12.2.1	Timing of read access to same row address	272
	12.2.2	Timing of read access to different row addresses	273
	12.2.3	Timing of write access to same row address	274
	12.2.4	Timing of write access to different row addresses	275
	12.2.5	Timing of read/write access to same row address	276
	12.2.6	Delay between ACTV commands	277
	12.2.7	Delay between Refresh command and next ACTV command	277
1	12.3	DISPLAY TIMING	278
	12.3.1	Non-interlace mode	278
	12.3.2	Interlace video mode	279
	12.3.3	Composite synchronous signal	280
1	12.4	CPU CAUTIONS	280
1	12.5	SH3 MODE	281
1	12.6	SH4 MODE	281
1	12.7	V832 MODE	282
1	12.8	SPARCLITE	282
1	12.9	SUPPORTED DMA TRANSFER MODES	282
13	ELEC	TRICAL CHARACTERISTICS	283
	13.1	INTRODUCTION	283
		MAXIMUM RATING	203 283
	.J.Z	1VI (7 A I I I V A I I I V A I I I V A I I I V A I I I V A I I I V A I I I V A I I I V A I I I V A I I I V A I I I V A I I I V A I I I V A I I I V A I I I V A I I I V A I V A I	ZO.)

13.3	RECOMMENDED OPERATING CONDITIONS	284
13.3.1	Recommended operating conditions	284
13.3.2	Note at power-on	284
13.4	DC CHARACTERISTICS	. 285
13.4.1	DC Characteristics	. 285
13.4.2	V-I characteristics diagram	286
13.5	AC CHARACTERISTICS	. 287
13.5.1	Host interface	. 287
13.5.2	Video interface	288
13.5.3	Video Capture Interface	. 289
13.5.4	Graphics memory interface	. 290
13.5.5	PLL specifications	294
13.6	AC CHARACTERISTICS MEASURING CONDITIONS	. 295
13.7	Timing Diagram	. 296
13.7.1	Host interface	296
13.7.2	Video interface	300
13.7.3	Video Capture Interface	301
13.7.4	Graphics memory interface	302

# 1 GENERAL

# 1.1 Preface

Coral graphics controller has some functions and optional efficiency and is planned to be serial-manufactured according to purposes.

The MB86294S is graphics controller LSI which is added the I<sup>2</sup>C interface function to the MB86294.

For detail of the I<sup>2</sup>C interface function, please <u>refer an another additional manual for MB86294S</u>.

#### Note)

Purchase of Fujitsu  $\hat{f}C$  components conveys a license under the Philips  $\hat{f}C$  Patent Right to use these components in an  $\hat{f}C$  system, provided that the system conforms to the  $\hat{f}C$  Standard Specification as defined by Philips.

## 1.2 Features

#### Geometry engine

Geometry engine supports the geometry processing that is compatible with ORCHID (MB86292). Using the display list created by ORCHID enables drawing. \*\*(But Floating point setup command is deleted.)

Heavy processing of geometric operations such as coordinates conversions or clipping performed by this device can reduce the CPU loads dramatically.

#### 2D and 3D Drawing

Coral has a drawing function that is compatible with the CREMSON (MB86290A). It can draw data using the display list created for CREMSON. \*\*(But Internal texture RAM is deleted.)

Coral also supports 3D rendering, such as texture mapping with perspective collection and Gouraud shading, alpha blending, and anti-aliasing for drawing smooth lines.

#### · Display controller

Coral has a display controller that is compatible with ORCHID.

In addition to the traditional XGA ( $1024 \times 768$  pixels) display, 4-layer overlay, left/right split display, wrap-around scrolling, double buffers, and translucent display, function of 6layer overlay, 4-siding for palette are expanded.

#### · Digital video capture

Digital video capture function can store digital video data such as TV in graphics memory; it can display rendered graphics and video graphics on the same screen.

#### Host CPU interface

Can be connected to SH3 and SH4 manufactured by Hitachi, to V832 microprocessor by NEC and to SPARClite (MB86833) by Fujitsu without external circuits.

#### · External memory interface

SDRAM and FCRAM can be connected.

#### Others

CMOS technology with 0.18-µm

Package: BGA 256 pin, HQFP 256 pin

Supply voltage: 1.8 V (internal operation) /3.3 V (I/O)

Current consumption ( TYPICAL )

1.8 V power supply : 500mA3.3V power supply : 100mA

# 1.3 Block Diagram

CORAL general block diagram is shown below:




Fig.1.1 CORAL Block Diagram

# 1.4 Functional Overview

## 1.4.1 Host CPU interface

#### **Supported CPU**

Coral can be connected to SH3 and SH4 manufactured by HITACHI, V832 by NEC, SPARClite (MB86833) by Fujitsu.

#### **External Bus Clock**

Can be connected at max. 100 MHz (when using SH4 interface)

#### **Ready Mode**

Supports normal ready/not ready.

#### **Endian**

Supports little endian.

#### Access Mode

SRAM interface

FIFO interface (transfer destination address fixed)

#### **DMA** transfer

Supports 1-double word (32 bits) /8-double word (32 bytes) (only SH4) for transfer unit.

ACK used/unused mode can be selected as protocol (only for DAM in dual address mode)

Supports dual address/mode single address mode (only SH4).

Supports cycle steel/burst.

Supports local display list transfer.

#### Interrupt

Vertical (frame) synchronous detection

Field synchronous detection

External synchronous error detection

Drawing command error

Drawing command execution end

## Switching internal operating frequency

Switch the operating frequency immediately after a reset (before rewriting MMR mode register of external memory interface).

Any operating frequency can be selected from the five combinations shown in Table 2-6.

**Table 1-1 Frequency Setting Combinations** 

Clock for geometry engine	Clock for other than geometry engine
166 MHz	133 MHz
166 MHz	100 MHz
133 MHz	133 MHz
133 MHz	100 MHz
100 MHz	100 MHz

The following relationship is disabled: Clock for geometry engine < Clock for other than geometry engine

# 1.4.2 External memory interface

SDRAM or FCRAM can be connected.

64 bits or 32 bits can be selected for data bus.

Max. 133 MHz is available for operating frequency.

Connectable memory configuration is as shown below.

# **External Memory Configuration**

Туре	Data bus width	Use count	Total capacity
FCRAM 16 Mbits (x16 Bits)	32 Bits	2	4 Mbytes
FCRAM 16 Mbits (x16 Bits)	64 Bits	4	8 Mbytes
SDRAM 64 Mbits (x32 Bits)	32 Bits	1	8 Mbytes
SDRAM 64 Mbits (x32 Bits)	64 Bits	2	16 Mbytes
SDRAM 64 Mbits (x16 Bits)	32 Bits	2	16 Mbytes
SDRAM 64 Mbits (x16 Bits)	64 Bits	4	32 Mbytes
SDRAM 128 Mbits (x32 Bits)	32 Bits	1	16 Mbytes
SDRAM 128 Mbits (x32 Bits)	64 Bits	2	32 Mbytes
SDRAM 128 Mbits (x16 Bits)	32 Bits	2	32 Mbytes
SDRAM 128 Mbits (x16 Bits)	64 Bits	4	64 Mbytes
SDRAM 256 Mbits (x16 Bits)	32 Bits	2	64 Mbytes

# 1.4.3 Display controller

#### Video data output

Analog RGB video output is provided. And setting graphics memory bus to 32 bits, digital RGB video output is also provided.

#### Screen resolution

LCD panels with wide range of resolutions are supported by using a programmable timing generator as follows:

#### **Screen Resolutions**

Resolutions
1024×768
1024×600
800×600
854×480
640×480
480×234
400×234
320×234

#### Hardware cursor

Coral supports two hardware cursor functions. Each of these hardware cursors is specified as a  $64 \times 64$ -pixel area. Each pixel of these hardware cursors is 8 bits and uses the same look-up table as indirect color mode.

#### **Double buffer method**

Double buffer method in which drawing window and display window is switched in units of 1 frame enables the smooth animation.

Flipping (switching of display window area) is performed in synchronization with the vertical blanking period using program.

# Scroll method

Independent setting of drawing and display windows and their starting position enables the smooth scrolling.

#### **Display colors**

- Supports indirect color mode which uses the look-up table (color palette) in 8 bits/pixels.
- Entry for look-up table (color palette) corresponds to color code for 8 bits, in other words, 256. Color data is each 6 bits of RGB. Consequently, 256 colors can be displayed out of 260,000 colors.
- Supports direct color mode which specifies RGB with 16 bits/pixels.

#### Overlay

#### Compatibility mode

Up to four extra layers (C, W, M and B) can be displayed overlaid.

The overlay position for the hardware cursors is above/below the top layer (C).


The transparent mode or the blend mode can be selected for overlay.

The M- and B-layers can be split into separate windows.

Window display can be performed for the W-layer.


Two palettes are provided: Glayer and M-/B-layer.

The W-layer is used as the video input layer.



#### Window mode

- Up to six screens (L0 to 5) can be displayed overlaid.
- The overlay sequence of the L0- to L5-layers can be changed arbitrarily.
- The overlay position for the hardware cursors is above/below the L0-layer.
- The transparent mode or the blend mode can be selected for overlay.
- The L5-layer can be used as the blend coefficient plane (8 bits/pixel).
- · Window display can be performed for all layers.
- Four palettes corresponded to L0 to 3 are provided.
- The L1-layer is used as the video input layer.
- Background color display is supported in window display for all layers.



# 1.4.4 Video Capture

The video capture function captures ITU RBT-656 format videos. Video data is stored in graphics memory once and then displayed on the screen in synchronization with the display scan.

Both NTSC and PAL video formats are supported.

# 1.4.5 Geometry processing

Coral has a geometry engine for performing the numerical operations required for graphics processing. The geometry engine uses the floating-point format for highly precise operations. It selects the required geometry processing according to the set drawing mode and primitive type and executes processing to the final drawing.

#### **Primitives**

Point, line, line strip, independent triangle, triangle strip, triangle fan, and arbitrary polygon are supported.

#### **MVP Transformation**

**MVP** Transformation

Setting a  $4 \times 4$  transformation matrix enables transformation of a 3D model view projection. Two-dimensional affine transformation is also possible.

#### Clipping

Clipping stops drawing of figures outside the window (field of view). Polygons (including concave shapes) can also be clipped.

#### Culling

Triangles on the back are not drawn.

#### 3D-2D Transformation

This functions transforms 3D coordinates (normalization) into 2D coordinates in orthogonal or perspective projections.

#### View port transformation

This function transforms normalized 2D coordinates into drawing (device) coordinates.

#### **Primitive setup**

This function automatically performs a variety of slope computations, etc., based on transforming vertex data into coordinates and prepares for rendering (setup).

#### Log output of device coordinates

The view port conversion results are output to the local memory.

# 1.4.6 2D Drawing

#### 2D Primitives

Coral can perform 2D drawing for graphics memory (drawing plane) in direct color mode or indirect color mode.

Bold lines with width and broken lines can be drawn. With anti-aliasing smooth diagonal lines also can be drawn.

A triangle can be tiled in a single color or 2D pattern (tiling), or mapped with a texture pattern by specifying coordinates of the 2D pattern at each vertex (texture mapping). At texture mapping, drawing/non-drawing can be set in pixel units. Moreover, transparent processing can be performed using alpha blending. When drawing in single color or tiling without Gouraud shading or texture mapping, high-speed 2DLine and high-speed 2DTriangle can be used. Only vertex coordinates are set for these primitives. High-speed 2DTriangle is also used to draw polygons.

#### **2D Primitives**

Primitive type	Description
Point	Plots point
Line	Draws line
Bold line strip	Draws continuous bold line
(provisional name)	This primitive is used when interpolating the bold line joint.
Triangle	Draws triangle
High-speed 2DLine	Draws lines
	Compared to line, this reduces the host CPU processing load.
Arbitrary polygon	Draws arbitrary closed polygon containing concave shapes consisting of vertices

#### Arbitrary polygon drawing

Using this function, arbitrary closed polygon containing concave shapes consisting of vertices can be drawn. (There is no restriction on the count of vertices, however, the polygon with its sides crossed are not supported.) In this case, as a work area for drawing, polygon drawing flag buffer is used on the graphics memory. In drawing polygon, draw triangle for polygon drawing flag buffer using high-speed 2DTriangle. Decide any vertex as a starting point to draw triangle along the periphery. It enables you to draw final polygon form in single color or with tiling/texture mapping in a drawing frame.

## **BLT/Rectangle drawing**

This function draws a rectangle using logic operations. It is used to draw pattern and copy the image pattern within the drawing frame. It is also used for clearing drawing frame and Z buffer.

#### **BLT Attributes**

Attribute	Description
Raster operation	Selects two source logical operation mode
Transparent processing	Performs BLT without drawing pixel consistent with the transparent color.
Alpha blending	The alpha map and source in the memory is subjected to alpha blending and then copied to the destination.

# Pattern (Text) drawing

This function draws a binary pattern (text) in a specified color.

## Pattern (Text) Drawing Attributes

Attribute	Description
Enlarge	Vertically 2 × 2
	Horizontally $\times$ 2
	Vertically and Horizontally × 2
Shrink	Vertically 1/2 × 1/2
	Horizontally 1/2
	Vertically and Horizontally 1/2

# **Drawing clipping**

This function sets a rectangle frame in drawing frame to prohibit the drawing of the outside the frame.

# 1.4.7 3D Drawing

#### **3D Primitives**

This function draws 3D objects in drawing memory in the direct color mode.

#### **3D Primitives**

Primitive	Description
Point	Plots 3D point
Line	Draws 3D line
Triangle	Draws 3D triangle
Arbitrary polygon	Draws arbitrary closed polygon containing concave shapes consisting of vertexes

## 3D Drawing attributes

Texture mapping with bi-linear filtering/automatic perspective correction and Gouraud shading provides high-quality realistic 3D drawing. A built-in texture mapping unit performs fast pixel calculations. This unit also delivers color blending between the shading color and texture color.

# Hidden plane management

Coral supports the Z buffer for hidden plane management.

# 1.4.8 Special effects

# Anti-aliasing

Anti-aliasing manipulates line borders of polygons in sub-pixel units and blend the pre-drawing pixel color with color to make the jaggies be seen smooth. It is used as a functional option for 2D drawing (in direct color mode only).

# Bold line and broken line drawing

This function draws lines of a specific width and a broken line.

# **Line Drawing Attributes**

Attribute	Description
Line width	Selectable from 1 to 32 pixels
Broken line	Set by 32 bit or 24 bit of broken line pattern

- Supports the verticality of starting and ending points.
- Supports the verticality of broken line pattern.
- Interpolation of bold line joint supports the following modes:
  - (1) Broken line pattern reference address fix mode
    - → The same broken line pattern is kept referencing for the period of some pixels starting from the joint and the starting point for the next line.
  - (2) No interpolation
- Supports the equalization of the width of bold lines.
- Supports the bold line edging.
- Not support the Anti-aliasing of dashed line patterns.
- For a part overlaid due to connection of bold lines, natural overlay can be represented by providing depth information. (Z value).

# **Shading**

Supports the shading primitive.

Drawing is performed to the body primitive coordinates (X, Y) with an offset as a shade. At this drawing, the Z buffer is used in order to differentiate between the body and shade.

#### Alpha blending

Alpha blending blends two image colors to provide a transparent effect. CORAL supports two types of blending; blending two different colors at drawing, and blending overlay planes at display. Transparent color is not used for these blending options.

There are two ways of specifying alpha blending for drawing:

- (1) Set a transparent coefficient to the register; the transparent coefficient is applied for transparency processing of one plane.
- (2) Set a transparent coefficient for each vertex of the plane; as with Gouraud shading, the transparent coefficient is linear-interpolated to perform transparent processing in pixel units.

In addition to the above, the following settings can be performed at texture mapping. When the most significant bit of each texture cell is 1, drawing or transparency can be set. When the most significant bit of each texture cell is 0, non-drawing can be set.

#### Alpha Blending

Туре	Description
Drawing	Transparent ratio set in particular register
	While one primitive (polygon, pattern, etc.), being drawn, registered transparent ratio applied
	A transparent coefficient set for each vertex. A linear-interpolated transparent coefficient applied.
	This is possible only in direct color mode.
Overlay display	Blends top layer pixel color with lower layer pixel color
	Transparent coefficient set in particular register
	Registered transparent coefficient applied during one frame scan

#### **Gouraud Shading**

Gouraud shading can be used in the direct color mode to provide 3D object real shading and color gradation.

#### **Gray Scale Gouraud Shading**

Gray scale gouraud shading can be used in the in-direct color(8bit/pixel) mode to draw a blend coefficient layer.

## **Texture mapping**

Coral supports texture mapping to map an image pattern onto the surface of plane. The texture pattern can be laid out in the graphics memory. In this case, max.  $4096 \times 4096$  pixels can be used.

For drawing 8-bit color, only point sampling can be specified for texture interpolation; only de-curl can be specified for the blend mode.

# **Texture Mapping**

Function	Description
Filtering	Point sample
	Bi-linear filter
Coordinates correction	Linear
	Perspective
Blend	De-curl De-curl
	Modulate
	Stencil
Alpha blend	Normal
	Stencil
	Stencil alpha
Wrap	Repeat
	Cramp
	Border

## **1.4.9 Others**

# **Drawing color**

8-bit indirect color and 16-bit direct color are supported as a drawing input data.

## Top-left rule non-applicable mode

In addition to the top-left rule applicable mode in which the triangle borders are compatible with CREMSON, the top-left rule non-applicable mode can be used. (In case of non-top-left polygon drawing, an object has to be in a geometry clipping area.)

Caution: Use perspective correct mode when use texture at the top-left rule non-applicable mode.

Top-left rule non-applicable primitives cannot use Geometry clip function.

Non-top-left-part's pixel quality is less than body. (using approximate calculation)

# 2 PINS

# 2.1 Signals

# 2.1.1 Signal lines




Fig. 2.1 CORAL Signal Lines

# 2.2 Pin Assignment

# 2.2.1 PBGA256 Pin assignment diagram (TOP\_VIEW)


	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	
A	1	76	75	74	73	72	71	70	69	68	67	66	65	64	63	62	61	60	59	58	
B	2	76	144	143				-		-	136				-			-		57	
С	3	78								-						131		<u> </u>		56	
D	4	78 79		204		-				-							-	<u> </u>			
E	5	80		206	230	233	234	233	232	231	230	249	248	247	240	243	244	-		54	
F	_	81		207														187		53	
	6	82	_	207													-	186		52	
G	7	-		208													-	-			
Н	8	83									D 11						<u> </u>	185		51	
J	9	84		210				1	nen	mai	Ball	S					<u> </u>	184		50	
K	10	85		211				Ţ									<u> </u>	183		49	
L	11	86		212							duce						237	H		48	
M	12	87		213			p	lease	coni	nect t	hese	pins	to GI	ND			<u> </u>	181	118	47	
N	13	88		214													235	<u> </u>		46	
P	14	89		215													234			45	
R	15	90		216													_	178		44	
Т	16	91	158	217													232	177	114	43	
U	17	92	159	218	219	220	221	222	223	224	225	226	227	228	229	230	231	176	113	42	
V	18	93	160	161	162	163	164	165	166	167	168	169	170	171	172	173	174	175	112	41	
W	19	94	95	96	97	98	99	100	101	102	103	104	105	106	107	108	109	110	111	40	
Y	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	

Note: The MODE2 signal used for Orchid is changed as shown below.  $\mbox{MODE2 signal for Orchid} \rightarrow \mbox{RDY\_MODE signal for Coral}$ 

# 2.2.2 PBGA256 Pin assignment table

S	Pin No			Pin Name	Pin No			Pin Name	Pin No			Pin Name	Pin No			Pin Name
3   C   1   SGV   67   A   11   VODL   131   B   16   M042/G4   195   C   13   M048/RZ   5   E   1   VODH   69   A   9   M059/V14   133   B   14   M049/R3   17   C   11   M055/V16   7   G   1   VARD   70   A   8   VODL   134   B   13   VODL   198   C   10   M062/V16   7   G   1   D1   71   A   7   TESTH   135   B   12   VODH   199   C   9   TESTH   136   B   11   M056/V16   131   VODL   198   C   10   M062/V16   10   VODL   134   B   13   VODL   198   C   10   M062/V16   131   VODL   134   B   13   VODL   139   C   10   M061/V16   C   10   C   8   VODL   134   B   13   VODL   139   C   14   VODL   139   C   16   VODL   134   B   13   VODL   134   B   14   VODL   134   B   13   VODL   134   B   14   VODL   134   B   VODL   134   B   VODL   134   B   VODL   134   B   VODL   134   VODL   134   VODL   134   VODL   134   VODL   134   VODL   134   VODL   135   B   B   R   R   TESTH   VODL   134   VODL   134   VODL   135   B   B   R   R   TESTH   VODL   134   VODL   134   VODL   135   B   B   R   R   TESTH   VODL   134   VODL   134   VODL   135   B   B   R   R   TESTH   VODL   134   VODL   135   VODL   134   VODL   135   VODL																
4 D 1 XINT 68 A 10 MOS9/VI3 132 B 15 MO45/G7 196 C 12 MOS2/R6 5 E 1 VODH 69 A 19 MOS9/VI3 133 B 15 MO45/G7 198 C 111 MOS76 6 F 1 XRD 70 A 18 VODL 134 B 133 VDDL 138 C 10 MO62/VI4 7 G 1 D 1 71 A 7 T ESTH 135 B 12 VDDH 199 C 10 MO62/VI4 8 H 1 D 23 T 2 A 1 6 T ESTH 135 B 112 VDDH 199 C 1 9 T ESTH 18 H 1 D 23 T 2 A 1 6 T ESTH 135 B 112 VDDH 199 C 1 9 T ESTH 1	2		1	VSYNC	66	Α	12	MD57 / VI1	130	В	17	MD40 / G2	194		14	VDDH
S	3	U	1	GV	67	Α	11	VDDL	131	В	16	MD42 / G4	195		13	MD48 / R2
F											15					MD52 / R6
T																
8	6			XRD	70											MD62 / VI6
9 J. 1 D6 73 A 5 AVS2 137 B 10 MD61/M5 201 C 7 AVD1 10 K 1 VDDL 74 A 4 COMPG 138 B 9 CCLK 202 C 6 AVDD 11 L 1 L 1 VSS 75 A 3 VRO 139 B 8 R TESTH 203 C 6 WREF 12 M 1 DR 76 A 2 COMPR 140 B 7 AVD1 13 N 1 DR 76 A 2 COMPR 140 B 7 AVD1 13 N 1 DR 76 A 2 COMPR 140 B 7 AVD1 13 N 1 DR 76 A 2 COMPR 140 B 7 AVD1 13 N 1 DR 76 A 2 COMPR 140 B 7 AVD1 14 P 1 D13 78 C 2 MODE1 141 B 6 AVD17 205 D 1 4 VSS 14 P 1 D13 78 C 2 MODE1 141 B 6 AVD17 205 D 1 4 VSS 15 R 1 D16 79 D 2 DE 143 B 4 AVS0 207 F 4 VSS 16 T 1 D20 80 E 2 DCLK0 144 B 3 B S MODE 206 G 4 VDD1 17 U 1 D22 81 F 2 DREQ 145 C 3 MODE0 209 H 4 VSS 18 V 1 D25 82 G 2 XCS 146 D 3 MODE0 209 H 4 VSS 18 V 1 D25 82 G 2 XCS 146 D 3 MODE0 209 H 4 VDD1 19 W 1 D28 83 H 2 WSS 147 E 3 HSYNC 211 J J 4 VDD1 21 Y 2 DTACK 85 K 2 D5 149 G 3 XRDY 213 M 4 VDD1 22 Y 2 DTACK 85 K 2 D5 149 G 3 XRDY 213 M 4 VDD1 22 Y 3 A3 88 L 2 D9 150 H 3 SCKNC 212 L 4 N 4 VSS 23 Y 4 A7 87 M 2 D12 151 J J 3 D0 215 P 4 D23 24 Y 5 A9 88 N 2 D12 155 K 3 D4 216 R 4 D12 25 Y 6 A12 89 P 2 D17 153 L 3 VDDH 217 T 1 4 D29 26 Y 7 A A 15 90 R 2 D17 153 L 3 VDDH 217 T 1 4 D29 36 Y 7 A 15 90 R 2 D17 153 L 3 D14 215 U 7 VDDH 23 XWS 31 Y 14 CLK 97 W 5 AVD 14 AVS 31 Y 14 CLK 97 W 5 AVD 14 AVS 31 Y 14 CLK 97 W 5 AVD 14 AVS 31 Y 14 CLK 97 W 5 AVD 14 AVS 31 Y 14 CLK 97 W 15 AVD 14 AVS 31 Y 14 CLK 97 W 15 AVD 14 AVS 31 Y 14 CLK 97 W 15 AVD 14 AVS 32 Y 10 AV2 2 33 V 2 D30 L 155 N 3 D14 215 U 1 J 4 D14 XWS 33 Y 14 CLK 97 W 5 AVD 14 AVS 34 Y 15 N 98 W 17 A A11 163 V 6 AV 222 U 1 J 6 AVD 14 CKM 34 Y 15 N 98 W 17 A A11 163 V 6 AV 222 U 1 J 7 VDDL 35 Y 16 MD0 99 W 7 A A11 163 V 6 AV 222 U 1 J 7 WDDL 36 Y 17 MDD 40 W 17 MDD 14 CKM 37 Y 18 MD6 101 W 9 A A8 166 V 17 W 17 WDD 24 CKM 38 Y 19 MD9 102 W 10 A19 166 V 9 VDDL 39 Y 10 AV2 DDA 11 I I I I I I I I I I I I I I I I I I	7															
10		Н														
11		J														
12																
13		1														
14			ı													RDY MODE
15																
16																
17																
18																
19																
20																
21 Y 2 DTACK 85 K 2 D5 149 G 3 XRDY 213 M 4 VDDL 22 Y 3 A3 86 L 2 D9 150 H 3 BCLKI 214 N 4 VSS 23 Y 4 A7 87 M 2 D12 151 J 3 D0 215 P 4 D23 24 Y 5 A9 88 N 2 D15 152 K 3 D4 216 R 4 D19 25 Y 6 A12 88 P 2 D17 153 L 3 VDDH 217 T 4 D29 26 Y 7 A15 90 R 2 D21 154 M 3 D14 218 U 4 VSS 26 Y 7 A15 90 R 2 D21 154 M 3 D14 218 U 4 VSS 27 Y 8 A17 91 T 2 VDDI 155 N 3 D18 219 II 5 XWE3 28 Y 9 A20 92 II 2 D26 156 P 3 VDDH 220 II 6 A10 29 Y 10 A22 93 V 2 D30 157 R 3 D24 221 II 7 VDDI 29 Y 10 A22 93 V 2 D30 157 R 3 D24 221 II 7 VDDI 30 Y 11 VDDI 94 W 2 XWE0 158 T 3 D27 222 II 8 VSS 31 Y 12 A23 95 W 3 XWE1 159 II 3 D31 223 II 9 A14 32 Y 13 XRST 96 W 4 A2 160 V 3 VSS 34 Y 15 VSS 98 W 6 A8 162 V 5 DRACK 226 U 12 PLLVDD 35 Y 16 MD0 99 W 7 A11 163 V 6 A4 227 U 13 VSS 36 Y 17 MD3 100 W 8 A13 164 V 7 A6 228 U 14 VDDL 38 Y 19 MD9 102 W 10 A19 166 V 9 VDDL 230 U 16 MD10 39 Y 10 MD9 102 W 10 A19 166 V 9 VDDL 230 U 16 MD10 39 Y 10 MD9 102 W 10 A19 166 V 9 VDDL 230 U 16 MD10 44 V 10 MD2 235 N 17 WSS 40 W 20 MD17 104 W 12 PLLVSS 41 T 20 MD20 105 W 13 VDDL 169 V 10 A18 231 U 17 VSS 40 W 20 MD17 104 W 12 PLLVSS 168 V 11 A25 232 II 17 MD16 41 V 20 MD20 105 W 13 VDDL 169 V 12 S 233 R 17 MD27 44 R 20 MD20 105 W 13 VDDL 17 V 10 A18 231 U 17 VSS 40 W 20 MD17 104 W 12 PLLVSS 168 V 11 A25 232 II 17 MD16 41 V 20 MD20 105 W 13 VDDL 169 V 12 S 233 R 17 MD27 44 R 20 MD20 105 W 13 VDDL 169 V 12 S 233 R 17 MD27 45 PLLVSD 44 R 20 MD20 105 W 13 VDDL 169 V 12 S 233 R 17 MD27 46 N 20 MD20 105 W 13 VDDL 169 V 12 S 233 R 17 MD27 46 N 20 MD26 107 W 15 MD1 17 I V 14 MD2 237 L 17 MD16 47 V 20 MD20 105 W 13 VDDL 169 V 17 MD12 238 K 17 MA27 48 I 20 MD26 107 W 15 MD1 17 I V 14 MD2 238 K 17 MA37 49 V 20 MD20 105 W 13 VDDL 169 V 12 S 233 R 17 MD27 40 MD20 MD31 111 U II W 19 MD14 17 I V 14 MD2 24 F 17 MA11 40 W 20 MD20 105 W 13 W 10 MD15 17 I W 18 MD12 248 F 17 MA11 41 V 20 MD20 MA6 116 P 19 MD29 180 N 18 MD28 244 D 17 VSS 52 G 20 MA6 116 P 19 MD29 180 N 18 MD28 244 D 17 VSS 53 F 20 VDDH 117 N 19 MD31 181 M 18 VDDL 245 D 16 MD37/81																
22																
23 Y 4 A A7 87 M 2 D12 151 J 3 D0 215 P 4 D23 24 Y 5 A9 88 N 2 D15 152 K 3 D4 216 R 4 D19 25 Y 6 A12 89 P 2 D17 153 L 3 VDDH 217 T 4 D29 26 Y 7 A15 90 R 2 D21 154 M 3 D14 218 U 4 VSS 27 Y 8 A17 91 T 2 VDDI 155 N 3 D18 219 U 5 XWF3 28 Y 9 A20 92 U 2 D26 156 P 3 VDDH 220 U 6 A10 29 Y 10 A22 93 Y 2 D30 157 R 3 D27 222 U 6 A10 30 Y 11 VDDI 94 W 2 XWF0 158 T 3 D27 222 U 8 VSS 31 Y 12 A23 95 W 3 XWF1 159 U 3 D31 223 U 9 A14 33 Y 14 CLK 97 W 5 A5 161 V 4 XWE2 225 U 11 CKM 34 Y 15 VSS 98 W 6 A8 162 V 5 DRACK 226 U 12 PLIVDD 35 Y 16 MD0 99 W 7 A11 163 V 6 A4 227 U 13 VSS 36 Y 17 MD3 100 W 8 A13 164 V 7 A6 228 U 14 VDDL 36 Y 18 MD6 101 W 9 A16 165 V 8 VDDH 229 U 15 MD17 38 Y 19 MD9 102 W 10 A19 166 V 9 VDDL 230 U 16 MD10 38 Y 19 MD9 102 W 10 A19 166 V 9 VDDL 230 U 16 MD10 39 Y 10 MD3 100 W 8 A13 164 V 7 A6 228 U 14 VDDL 39 Y 10 MD9 102 W 10 A19 166 V 9 VDDL 230 U 16 MD10 31 Y 19 MD9 102 W 10 A19 166 V 9 VDDL 230 U 16 MD10 32 Y 18 MD6 101 W 9 A16 165 V 8 VDDH 229 U 15 VDDH 34 Y 19 MD9 102 W 10 A19 166 V 9 VDDL 230 U 16 MD10 35 Y 16 MD0 MD2 105 W 13 VDDL 169 V 12 S 233 R 17 MD27 44 V 20 MD20 105 W 13 VDDL 189 V 12 S 233 R 17 MD27 44 V 20 MD20 105 W 13 VDDL 189 V 12 S 233 R 17 MD27 45 PLVSS MD3 V 17 MD3 100 W 18 MD1 17 V 18 MD2 235 N 17 VSS 46 N 17 MD3 100 W 18 MD1 17 N 19 MD2 123 U 19 MD1 224 U 17 MD2 36 Y 16 MD2 105 W 13 VDDL 189 V 12 S 233 R 17 MD27 47 MD3 100 W 18 MD1 17 N 19 MD2 123 U 16 MD10 37 Y 18 MD9 102 W 10 A19 166 V 9 VDDL 230 U 16 MD10 38 Y 19 MD9 102 W 10 A19 166 V 9 VDDL 230 U 16 MD10 39 Y 20 VSS 103 W 11 A24 167 V 10 A18 231 U 17 VSS 40 MD20 105 W 13 VDDL 189 V 12 S 233 R 17 MD27 42 U 20 MD26 107 W 15 MD1 177 V 18 MD2 235 N 17 VSS 40 MD26 107 W 15 MD1 177 V 18 MD12 238 K 17 MD3 41 Y 10 MD20 105 W 13 VDDL 189 V 12 S 233 R 17 MD27 42 U 20 MD26 107 W 15 MD1 177 V 18 MD12 238 K 17 MD3 43 T 20 MD26 107 W 15 MD1 177 V 18 MD2 242 F 17 MA11 44 U 20 MD20 105 W 13 VDDL 177 V 18 MD21 242 F 17 MA11 45 L 20 MD26 107 W 15 MD27 173 V 16 MD28 244 D 17 VSS 50 J 20 MA6 116 P 19 MD29 180 N 18 MD28 244 D 17 VSS 51 E 20 WDDH 117																
24																
25																
26		Y														
277		Y														
28		Y				R										
29 Y 10 A22 93 V 2 D30 157 R 3 D24 221 U 7 VDDI 30 Y 111 VDDL 94 W 2 XWE0 158 T 3 D27 222 U 8 VSS 31 Y 12 A23 95 W 3 XWE1 159 U 3 D31 223 U 9 A14 32 Y 13 XRST 96 W 4 A2 160 V 3 VSS 224 U 10 A21 33 Y 14 CLK 97 W 5 A5 161 V 4 XWE2 225 U 111 CKM 34 Y 15 VSS 98 W 6 A8 162 V 5 DRACK 226 U 12 PLLVDD 35 Y 16 MD0 99 W 7 A11 163 V 6 A4 227 U 13 VSS 36 Y 16 MD0 99 W 7 A11 163 V 6 A4 227 U 13 VSS 36 Y 17 MD3 100 W 8 A13 164 V 7 A6 228 U 14 VDDL 37 Y 18 MD6 101 W 9 A16 165 V 8 VDDH 229 U 15 VDDH 38 Y 19 MD9 102 W 10 A19 166 V 9 VDDL 230 U 16 MD10 39 Y 20 VSS 103 W 11 A24 167 V 10 A18 231 U 17 VSS 40 W 20 MD17 104 W 12 PLLVSS 168 V 11 A25 232 T 17 MD16 41 V 20 MD20 105 W 13 VDDL 169 V 12 S 233 R 17 MD27 42 U 20 MD20 105 W 13 VDDL 169 V 12 S 233 R 17 MD27 43 T 20 MD26 107 W 15 MD1 171 V 14 MD2 235 N 17 VSS 44 R 20 MD30 108 W 16 MD4 172 V 15 MD5 236 M 17 VSS 46 N 20 WDDH 110 W 18 MD1 171 V 14 MD2 235 N 17 VSS 46 N 20 MD30 108 W 16 MD4 172 V 15 MD1 238 K 17 MD27 47 M 20 MD20 105 W 13 VDDL 169 V 12 S 233 R 17 MD27 48 R 20 MD30 108 W 16 MD4 172 V 15 MD5 236 M 17 VSS 49 K 20 WDDH 110 W 18 MD11 171 V 14 MD2 235 N 17 VSS 40 MD20 MD30 108 W 16 MD4 172 V 15 MD5 236 M 17 VSS 41 R 20 MD30 108 W 16 MD4 172 V 15 MD5 236 M 17 VSS 42 U 20 MD24 106 W 14 CLKSEL0 170 V 13 CLKSEL1 234 P 17 MD27 43 T 20 MD26 107 W 15 MD1 171 V 14 MD2 235 N 17 VSS 44 R 20 MD30 108 W 16 MD4 172 V 15 MD5 236 M 17 VSS 45 P 20 MCLKI 109 W 17 MD7 173 V 16 MD8 237 L 17 DOM2 46 N 20 WDDH 110 W 18 MD11 174 V 18 MD12 238 K 17 MA3 47 M 20 DQM1 111 N 19 MD14 175 V 18 MD18 241 G 17 VDDI 50 J J 20 MA6 116 P 19 MD29 180 N 18 MD28 244 D 17 VSS 52 G 20 MA6 116 P 19 MD29 180 N 18 MD28 244 D 17 VSS 53 F 20 WDDH 117 N 19 MD31 181 M 18 VDDL 245 D 16 MD37/R1							$\overline{}$								_	
30																
31																
32										_				_	_	
33														_		
34 Y 15 VSS 98 W 6 A8 162 V 5 DRACK 226 U 12 PLLVDD 35 Y 16 MD0 99 W 7 A11 163 V 6 A4 227 U 13 VSS 36 Y 16 MD0 99 W 7 A11 163 V 6 A4 227 U 13 VSS 36 Y 17 MD3 100 W 8 A13 164 V 7 A6 228 U 14 VDDL 37 Y 18 MD6 101 W 9 A16 165 V 8 VDDH 229 U 15 VDDH 38 Y 19 MD9 102 W 10 A19 166 V 9 VDDL 230 U 16 MD10 39 Y 20 VSS 103 W 11 A24 167 V 10 A18 231 U 17 VSS 40 W 20 MD17 104 W 12 PLLVSS 168 V 11 A25 232 T 17 MD16 41 V 20 MD20 105 W 13 VDDL 169 V 12 S 233 R 17 MD27 42 U 20 MD20 105 W 13 VDDL 169 V 12 S 233 R 17 MD27 43 T 20 MD26 107 W 15 MD1 171 V 14 MD2 235 N 17 VSS 44 R 20 MD30 108 W 16 MD4 172 V 15 MD5 236 N 17 VSS 44 R 20 MD30 108 W 16 MD4 172 V 15 MD5 236 N 17 VSS 46 N 20 VDDH 111 W 19 MD14 173 V 16 MD8 237 L 17 DM24 46 N 20 VDDH 110 W 18 MD11 174 V 14 MD2 238 K 17 MA3 47 M 20 DDM1 111 W 19 MD14 175 V 18 MD13 239 L 17 VDDL 46 N 20 DDM3 111 W 19 MD14 175 V 18 MD13 239 L 17 VDDL 50 DDM3 112 V 19 MD14 175 V 18 MD13 239 L 17 VDDL 48 L 20 MD30 111 W 19 MD14 175 V 18 MD13 239 L 17 VDDL 50 DDM3 112 V 19 MD14 175 V 18 MD13 239 L 17 VDDL 50 DDM3 112 V 19 MD14 175 V 18 MD13 239 L 17 VDDL 50 DDM3 112 V 19 MD14 176 U 18 MD13 239 L 17 VDDL 50 DDM3 112 V 19 MD14 176 U 18 MD13 239 L 17 VDDL 50 DDM3 113 U 19 MD19 177 T 18 MD18 241 G 17 VDDL 50 DDM3 112 V 19 MD19 177 T 18 MD18 241 G 17 VDDL 50 DDM3 112 V 19 MD19 177 T 18 MD18 241 G 17 VDDL 50 DDM3 112 V 19 MD14 176 U 18 VDDL 243 F 17 VSS 52 G 20 MA6 116 P 19 MD29 180 N 18 MD28 244 D 17 VSS 52 G 20 MA6 116 P 19 MD29 180 N 18 MD28 244 D 17 VSS 52 G 20 MA6 116 P 19 MD29 180 N 18 MD28 244 D 17 VSS 52 G 20 MA6 116 P 19 MD29 180 N 18 MD28 244 D 17 VSS 52 G 20 MA6 116 P 19 MD29 180 N 18 MD28 244 D 17 VSS 52 G 20 MA6 116 P 19 MD29 180 N 18 MD28 244 D 17 VSS 52 G 20 MA6 116 P 19 MD29 180 N 18 MD28 244 D 17 VSS 52 G 20 MA6 116 P 19 MD29 180 N 18 MD28 244 D 17 VSS 52 G 20 MA6 116 P 19 MD29 180 N 18 MD28 244 D 17 VSS 52 G 20 MA6 116 P 19 MD29 180 N 18 MD28 244 D 17 VSS 52 G 20 MA6 116 P 19 MD29 180 N 18 MD28 244 D 17 VSS 52 G 20 MA6 116 P 19 MD29 180 N 18 MD28 244 D 17 VSS 52 MD2 MD24 118 M 19 VSS																
35 Y 16 MD0 99 W 7 A11 163 V 6 A4 227 U 13 VSS 36 Y 17 MD3 100 W 8 A13 164 V 7 A6 228 U 14 VDDL 37 Y 18 MD6 101 W 9 A16 165 V 8 VDDH 229 U 15 VDDH 38 Y 19 MD9 102 W 10 A19 166 V 9 VDDL 230 U 16 MD10 39 Y 20 VSS 103 W 11 A24 167 V 10 A18 231 U 17 VSS 40 W 20 MD17 104 W 12 PLLVSS 168 V 11 A25 232 T 17 MD16 41 V 20 MD20 105 W 13 VDDL 169 V 12 S 233 R 17 MD27 42 U 20 MD20 105 W 13 VDDL 169 V 12 S 233 R 17 MD27 42 U 20 MD24 106 W 14 CLKSEL0 170 V 13 CLKSEL1 234 P 17 MD27 43 T 20 MD26 107 W 15 MD1 171 V 14 MD2 235 N 17 VSS 44 R 20 MD30 108 W 16 MD4 172 V 15 MD5 236 M 17 VSS 44 R 20 MD30 108 W 16 MD4 172 V 15 MD5 236 M 17 VSS 45 P 20 MCKI 109 W 17 MD7 173 V 16 MD8 237 L 17 DM2 46 N 20 VDDH 110 W 18 MD11 174 V 17 MD12 238 K 17 MA3 47 M 20 DQM1 111 W 18 MD11 174 V 17 MD12 238 K 17 MA3 48 L 20 DQM3 112 V 19 MD14 175 V 18 MD13 239 J 17 VDDL 50 J 20 MA6 116 P 19 MD29 180 N 18 MD28 244 D 17 VSS 53 F 20 MA6 116 P 19 MD29 180 N 18 MD28 244 D 17 VSS 53 F 20 MA6 116 P 19 MD29 180 N 18 MD28 244 D 17 VSS 53 F 20 VDDH 117 N 19 MD29 180 N 18 MD28 244 D 17 VSS 54 E 20 MA12 118 M 19 VSS 182 L 18 MCKO 246 D 15 MD37/B7																
36 Y 17 MD3 100 W 8 A13 164 V 7 A6 228 U 14 VDDL 37 Y 18 MD6 101 W 9 A16 165 V 8 VDDH 229 U 15 VDDH 38 Y 19 MD9 102 W 10 A19 166 V 9 VDDL 230 U 16 MD10 39 Y 20 VSS 103 W 11 A24 167 V 10 A18 231 U 17 VSS 40 W 20 MD17 104 W 12 PLLVSS 168 V 11 A25 232 T 17 MD16 41 V 20 MD20 105 W 13 VDDL 169 V 12 S 233 R 17 MD27 42 U 20 MD24 106 W 14 CLKSEL0 170 V 13 CLKSEL1 234 P 17 MD23 43 T 20 MD26 107 W 15 MD1 171 V 14 MD2 235 N 17 VSS 44 R 20 MD30 108 W 16 MD4 172 V 15 MD5 236 M 17 VSS 45 P 20 MCLKI 109 W 17 MD7 173 V 16 MD8 237 L 17 DQM2 46 N 20 VDDH 110 W 18 MD11 174 V 17 MD12 238 K 17 MA3 47 M 20 DQM1 111 W 19 MD14 175 V 18 MD13 239 J 17 VDDL 48 I 20 DQM3 112 V 19 MD14 175 V 18 MD13 239 J 17 VDDL 48 I 20 DQM3 112 V 19 MD14 175 V 18 MD13 239 J 17 VDDL 48 I 20 DQM1 113 U 19 MD14 175 V 18 MD13 239 J 17 VDDL 48 I 20 DQM3 112 V 19 MD15 176 U 18 MD18 241 G 17 VDDL 48 I 20 DQM3 112 V 19 MD15 176 U 18 MD18 241 G 17 VDDL 48 I 20 DQM3 112 V 19 MD15 176 U 18 MD18 241 G 17 VDDL 49 K 20 VDDH 113 U 19 MD19 177 T 18 MD18 241 G 17 VDDL 49 K 20 VDDH 115 R 19 MD22 178 R 18 MD11 242 F 17 MA11 51 H 20 MA4 115 R 19 MD25 179 P 18 VDDL 245 D 16 MD37/B7 54 E 20 VDDH 117 N 19 MD21 181 M 18 VDDL 245 D 16 MD37/B7 54 E 20 MA12 118 M 19 VSS 182 L 18 MCLKO 246 D 15 MD37/B7										_						
37																
38														U	15	
39																
40 W 20 MD17 104 W 12 PLLVSS 168 V 11 A25 232 T 17 MD16 41 V 20 MD20 105 W 13 VDDL 169 V 12 S 233 R 17 MD27 42 U 20 MD24 106 W 14 CLKSEL0 170 V 13 CLKSEL1 234 P 17 MD23 43 T 20 MD26 107 W 15 MD1 171 V 14 MD2 235 N 17 VSS 44 R 20 MD30 108 W 16 MD4 172 V 15 MD5 236 M 17 VSS 44 R 20 MD30 108 W 16 MD4 172 V 15 MD5 236 M 17 VSS 46 N 20 VDDH 110 W 18 MD11 171 V 14 MD2 237 L 17 DQM2 46 N 20 VDDH 110 W 18 MD11 174 V 17 MD12 238 K 17 MA3 47 M 20 DQM1 111 W 19 MD14 175 V 18 MD13 239 J 17 VDDL 48 L 20 DQM3 112 V 19 MD14 175 V 18 MD13 239 J 17 VDDL 49 K 20 VDDI 113 U 19 MD19 177 T 18 MD18 241 G 17 VDDL 50 J 20 MA0 114 T 19 MD22 178 R 18 MD21 242 F 17 MA11 51 J 20 MA0 114 T 19 MD22 178 R 18 MD21 243 F 17 VSS 52 G 20 MA6 116 P 19 MD29 180 N 18 MD28 244 D 17 VSS 53 F 20 VDDH 117 N 19 MD29 180 N 18 WDDL 245 D 16 MD37/B7 54 E 20 MA12 118 M 19 VSS 182 L 18 MCLKO 246 D 15 MD37/B7																
41         V         20         MD20         105         W         13         VDDL         169         V         12         S         233         R         17         MD27           42         U         20         MD24         106         W         14         CLKSEL0         170         V         13         CLKSEL1         234         P         17         MD23           43         T         20         MD26         107         W         15         MD1         171         V         14         MD2         235         N         17         VSS           44         R         20         MD30         108         W         16         MD4         172         V         15         MD5         236         M         17         VSS           45         P         20         MCLKI         109         W         17         MD7         173         V         16         MD8         237         L         17         DQM2           46         N         20         VDDH         110         W         18         MD11         174         V         17         MD12         238         K         17																
42 U 20 MD24 106 W 14 CLKSEL0 170 V 13 CLKSEL1 234 P 17 MD23 43 T 20 MD26 107 W 15 MD1 171 V 14 MD2 235 N 17 VSS 44 R 20 MD30 108 W 16 MD4 172 V 15 MD5 236 M 17 VSS 45 P 20 MCLKI 109 W 17 MD7 173 V 16 MD8 237 L 17 DQM2 46 N 20 VDDH 110 W 18 MD11 174 V 17 MD12 238 K 17 MA3 47 V 18 MD5 1 M																
43         T         20         MD26         107         W         15         MD1         171         V         14         MD2         235         N         17         VSS           44         R         20         MD30         108         W         16         MD4         172         V         15         MD5         236         M         17         VSS           45         P         20         MCLKI         109         W         17         MD7         173         V         16         MD8         237         L         17         DQM2           46         N         20         VDDH         110         W         18         MD11         174         V         17         MD12         238         K         17         DQM2           47         M         20         DQM1         111         W         19         MD14         175         V         18         MD13         239         J         17         VDD1           48         L         20         DQM3         112         V         19         MD14         175         V         18         MD13         239         J         17																
44         R 20         MD30         108         W 16         MD4         172         V 15         MD5         236         M 17         VSS           45         P 20         MCLKI         109         W 17         MD7         173         V 16         MD8         237         L 17         DQM2           46         N 20         VDDH         110         W 18         MD11         174         V 17         MD12         238         K 17         MA3           47         M 20         DQM1         111         W 19         MD14         175         V 18         MD13         239         J 17         VDDI           48         L 20         DQM3         112         V 19         MD15         176         U 18         VDDH         240         H 17         VSS           49         K 20         VDDI         113         U 19         MD19         177         T 18         MD18         241         G 17         VDDI           50         J 20         MA0         114         T 19         MD22         178         R 18         MD21         242         F 17         MA11           51         H 20         MA6         116																
45         P. 20         MCLKI         109         W 17         MD7         173         V 16         MD8         237         L 17         DQM2           46         N 20         VDDH         110         W 18         MD11         174         V 17         MD12         238         K 17         MA3           47         M 20         DQM1         111         W 19         MD14         175         V 18         MD13         239         J 17         VDDI           48         L 20         DQM3         112         V 19         MD15         176         U 18         VDDH         240         H 17         VSS           49         K 20         VDDI         113         U 19         MD19         177         T 18         MD18         241         G 17         VDDI           50         J 20         MA0         114         T 19         MD22         178         R 18         MD21         242         F 17         MA11           51         H 20         MA4         115         R 19         MD25         179         P 18         VDDI         243         F 17         VSS           52         G 20         MA6         116 <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>																
46 N 20 VDDH 110 W 18 MD11 174 V 17 MD12 238 K 17 MA3 47 M 20 DQM1 111 W 19 MD14 175 V 18 MD13 239 J 17 VDDI 48 L 20 DQM3 112 V 19 MD14 176 U 18 VDDH 240 H 17 VSS 49 K 20 VDDI 113 U 19 MD19 177 T 18 MD18 241 G 17 VDDI 50 J 20 MA0 114 T 19 MD22 178 R 18 MD21 242 F 17 MA11 51 H 20 MA4 115 R 19 MD25 179 P 18 VDDI 243 F 17 VSS 52 G 20 MA6 116 P 19 MD29 180 N 18 MD28 244 D 17 VSS 53 F 20 VDDH 117 N 19 MD31 181 M 18 VDDL 245 D 16 MD37/B7 54 E 20 MA12 118 M 19 VSS 182 L 18 MCLKO 246 D 15 MD47/R1																
47         M         20         DQM1         111         W         19         MD14         175         V         18         MD13         239         J         17         VDDI           48         I         20         DQM3         112         V         19         MD15         176         II         18         VDDH         240         H         17         VSS           49         K         20         VDDI         113         II         19         MD19         177         T         18         MD18         241         G         17         VDDI           50         J         20         MA0         114         T         19         MD22         178         R         18         MD21         242         F         17         MA11           51         H         20         MA4         115         R         19         MD25         179         P         18         VDDI         243         F         17         VSS           52         G         20         MA6         116         P         19         MD29         180         N         18         MD28         244         D         17																
48 I 20 DOM3 112 V 19 MD15 176 U 18 VDDH 240 H 17 VSS 49 K 20 VDDI 113 U 19 MD19 177 T 18 MD18 241 G 17 VDDI 50 J 20 MA0 114 T 19 MD22 178 R 18 MD12 242 F 17 MA11 51 H 20 MA4 115 R 19 MD25 179 P 18 VDDI 243 F 17 VSS 52 G 20 MA6 116 P 19 MD29 180 N 18 MD28 244 D 17 VSS 53 F 20 VDDH 117 N 19 MD31 181 M 18 VDDL 245 D 16 MD37/B7 54 E 20 MA12 118 M 19 VSS 182 L 18 MCKO 246 D 15 MD47/R1														J.		
49         K         20         VDDI         113         U         19         MD19         177         T         18         MD18         241         G         17         VDDI           50         J. 20         MA0         114         T         19         MD22         178         R         18         MD21         242         F         17         MA11           51         H         20         MA4         115         R         19         MD25         179         P         18         VDDI         243         F         17         VSS           52         G         20         MA6         116         P         19         MD29         180         N         18         MD28         244         D         17         VSS           53         F         20         VDDH         117         N         19         MD31         181         M         18         VDDL         245         D         16         MD37/B7           54         E         20         MA12         118         M         19         VSS         182         L         18         MCLKO         246         D         15         MD47/R														Н		
50         J         20         MA0         114         T         19         MD22         178         R         18         MD21         242         F         17         MA11           51         H         20         MA4         115         R         19         MD25         179         P         18         VDDI         243         F         17         VSS           52         G         20         MA6         116         P         19         MD29         180         N         18         MD28         244         D         17         VSS           53         F         20         VDDH         117         N         19         MD31         181         M         18         VDDL         245         D         16         MD37/B7           54         E         20         MA12         118         M         19         VSS         182         L         18         MCLKO         246         D         15         MD47/R1																
51         H         20         MA4         115         R         19         MD25         179         P         18         VDDI         243         E         17         VSS           52         G         20         MA6         116         P         19         MD29         180         N         18         MD28         244         D         17         VSS           53         F         20         VDDH         117         N         19         MD31         181         M         18         VDDL         245         D         16         MD37/B7           54         E         20         MA12         118         M         19         VSS         182         L         18         MCLKO         246         D         15         MD47/R1																
52         G         20         MA6         116         P         19         MD29         180         N         18         MD28         244         D         17         VSS           53         F         20         VDDH         117         N         19         MD31         181         M         18         VDDL         245         D         16         MD37 / B7           54         E         20         MA12         118         M         19         VSS         182         L         18         MCLKO         246         D         15         MD47 / R1																
53 F 20 VDDH 117 N 19 MD31 181 M 18 VDDL 245 D 16 MD37/B7 54 E 20 MA12 118 M 19 VSS 182 L 18 MCLKO 246 D 15 MD47/R1		G	20													
54   E   20   MA12   118   M   19   VSS   182   L   18   MCLKO   246   D   15   MD47 / R1	53	F	20													
		Ε	20	MA12	118	М	19	VSS	182	L	18	MCLKO	246	D	15	MD47 / R1
55 D 20 MRAS 119 L 19 DQM0 183 K 18 MA2 247 D 14 MD43/G5		D	20	MRAS	119	L	19		183	Κ	18	MA2	247	D	14	MD43 / G5
56 C 20 DQM4 120 K 19 MA1 184 J 18 MA7 248 D 13 VSS					120	K		MA1		J			248	D		
57 B 20 DQM7/B1 121 J 19 MA5 185 H 18 MA10 249 D 12 MD51/R5			20		121	J	19		185	Н				D		MD51 / R5
											18			D		MD58 / VI2
	59		19	MD38 / G0	123	G	19	MA9	187		18	MWE	251	D	10	MD63 / VI7
60 A 18 MD41/G3 124 F 19 MA13 188 E 18 DQM6/B0 252 D 9 TESTH										Ε		DQM6 / B0		D		
61 A 17 MD44/G6 125 E 19 MCAS 189 D 18 MD32/B2 253 D 8 VSS	61		17	MD44 / G6	125	Е	19	MCAS	189	D	18	MD32 / B2	253	D	8	VSS
62 A 16 MD46 / R0 126 D 19 DQM5 190 C 18 MD33 / B3 254 D 7 AVS1			16				19			С	18			D		
63 A 15 MD50 / R4 127 C 19 VDDH 191 C 17 MD36 / B6 255 D 6 COMPB	63	Α	15	MD50 / R4	127	С	19	VDDH	191		17	MD36 / B6	255	D		COMPB
64 A 14 MD53 / R7 128 B 19 MD34 / B4 192 C 16 MD39 / G1 256 D 5 XRGBEN	64	Α		MD53 / R7	128	В	19	MD34 / B4	192	С	16	MD39 / G1	256	D		XRGBEN

# 2.2.3 HQFP256 Pin assignment diagram



Note: The MODE2 signal used for Orchid is changed as shown below.  $MODE2 \ signal \ for \ Orchid \rightarrow RDY\_MODE \ signal \ for \ Coral$ 

# 2.2.4 HQFP256 Pin assignment table

Pin No	Pin Name	Pin No	Pin Name	Pin No	Pin Name	Pin No	Pin Name
1	MODE1	65	XWE0	129	MD14	193	MD34 / B4
2	MODE2	66	XWE1	130	MD15	194	MD35 / B5
3	DCLKI	67	XWE2	131	VDDH	195	MD36 / B6
4	VDDH	68	XWE3	132	MD16	196	MD37 / B7
5	VSYNC	69	DTACK	133	MD17	197	MD38 / G0
6	HSYNC	70	DRACK	134	MD18	198	MD39 / G1
7	DE	71	A2	135	MD19	199	MD40 / G2
8	GV	72	A3	136	MD20	200	MD41 / G3
9	CSYNC	73	A4	137	MD21	201	VDDL
10	DCLKO	74	A5	138	MD22	202	MD42 / G4
11	VSS	75	VSS	139	VSS	203	VSS
12 13	VDDL XRDY	76 77	VDDL A6	140	MD23 VDDL	204	MD43 / G5 VDDH
14	XINT	78	A7	142	MD24	206	MD44 / G6
15	DREO	79	A8	143	MD25	207	MD44 / G6 MD45 / G7
16	VDDH	80	A9	144	MD26	208	MD46 / R0
17	VSS	81	A10	145	MD27	209	MD47 / R1
18	BCLKI	82	VDDH	146	MD28	210	MD48 / R2
19	XCS	83	A11	147	MD29	211	MD49 / R3
20	XRD	84	A12	148	MD30	212	MD50 / R4
21	XBS	85	A13	149	MD31	213	VDDL.
22	VDDL	86	A14	150	VSS	214	MD51 / R5
23	D0	87	VDDL.	151	VDDL.	215	MD52 / R6
24	D1	88	A15	152	MCLKI	216	MD53 / R7
25	VSS	89	VSS	153	VSS	217	VSS
26	D2	90	A16	154	VSS	218	VDDH
27	D3	91	A17	155	VDDH	219	MD54
28	D4	92	A18	156	MCLKO	220	MD55
29	D5	93	A19	157	DQM0	221	MD56 / VI0
30	D6	94	A20	158	DQM1	222	MD57 / VII
31	D7	9.5	A21	159	DQM2	223	MD58 / VI2
32	VDDL	96	A22	160	DQM3	224	VDDL
33	VSS D8	97	VDDL A23	161	VDDL	225	MD59 / VI3
34	D8 D9	98 99		162	MA0	226	MD60 / VI4
35 36	VDDH	100	A24 A25	163 164	MA1 MA2	227 228	MD61 / VI5 MD62 / VI6
37	D10	101	CKM	165	MA3	229	MD63 / VI7
38	D10	102	XRST	166	MA4	230	VDDL
39	D12	103	PLLVSS	167	MA5	231	CCLK
40	VSS	104	VSS	168	VSS	232	VSS
41	D13	105	CLK	169	MA6	233	TESTH
42	D14	106	S	170	MA7	234	TESTH
43	VDDL	107	PLLVDD	171	VDDL	235	TESTH
44	D15	108	VDDL.	172	MA8	236	TESTH
45	D16	109	VSS	173	VDDH	237	TESTH
46	D17	110	CLKSEL0	174	MA9	238	AOUTB
47	D18	111	CLKSEL1	175	MA10	239	AVD2
48	D19	112	VDDH	176	MA11	240	COMPB
49	D20	113	MD0	177	MA12	241	AVS2
50	D21	114	MD1	178	MA13	242	AOUTG
51	VDDH	115	MD2	179	MA14	243	AVD1
52	D22	116	MD3	180	MRAS	244	COMPG
53	D23	117	VDDL	181	VDDL	245	AVS1
54	VSS	118	VSS	182	VSS	246	OPEN
55 56	VDDL D24	119 120	MD4 MD5	183 184	MCAS MWE	247 248	AOUTR AVD0
56 57	D24 D25	120	MD6	184 185	DOM4	248	VRO
58	D26	121	MD7	186	DOM5	250	AVS0
59	D26 D27	123	MD8	187	DOM6 / B0	250	VREF
60	D28	124	MD9	188	DQM6 / B0 DQM7 / B1	252	COMPR
61	D29	125	MD10	189	VSS	253	XRGBEN
62	D30	126	MD10 MD11	190	VDDH V33	254	BS MODE
63	D31	127	MD12	191	MD32 / B2	255	RDY MODE
	VSS	128	MD13	192	MD33 / B3	256	MODE0

# FUJITSU LIMITED PRELIMINARY and CONFIDENTIAL

#### Notes

 $V_{SS}/PLLV_{SS}$  : Ground

 $V_{DDH}$  : 3.3-V power supply  $V_{DDL}/PLLV_{DD}$  : 1.8-V power supply

PLLV<sub>DD</sub> : PLL power supply (1.8 V)
OPEN : Do not connect anything.
TESTH : Input a 3.3 V-power supply.

AVS : Analog Ground

AVD : Analog power supply (3.3 V)

- It is recommended that  $\mathsf{PLLV}_\mathsf{DD}$  should be isolated on the PCB.
- It is recommended that AVD should be isolated on the PCB.
- Insert a bypass capacitor with good high frequency characteristics between the power supply and ground.

Place the capacitor as near as possible to the pin.

# 2.3 Pin Function

# 2.3.1 Host CPU interface

Table 2-1 Host CPU Interface Pins

Pin name	I/O	Description
MODE0-2	Input	Host CPU mode select
RDY_MODE	Input	Normally ready, Not ready select
BS_MODE	Input	BS signal with/without select
XRST	Input	Hardware reset
D0-31	In/Out	Host CPU bus data
A2-A25	Input	Host CPU bus address (In the V832 mode, A[24] is connected to XMWR.)
BCLKI	Input	Host CPU bus clock
XBS	Input	Bus cycle start signal
XCS	Input	Chip select signal
XRD	Input	Read strobe signal
XWE0	Input	Write strobe for D0 to D7 signal
XWE1	Input	Write strobe for D8 to D15 signal
XWE2	Input	Write strobe for D16 to D23 signal
XWE3	Input	Write strobe for D24 to D31 signal
XRDY	Output Tri-state	Wait request signal (In the SH3 mode, when this signal is "0", it indicates the wait state; in the SH4, V832 and SPARClite modes, when this signal is "1", it indicates the wait state.)
DREQ	Output	DMA request signal (This signal is low-active in both the SH mode and V832 mode.)
DRACK/DMAAK	Input	Acknowledge signal in response to DMA request (DMAAK is used in the V832 mode; this signal is high-active in both the SH mode and V832 mode.)
DTACK/XTC	Input	DMA transfer strobe signal (XTC is used in the V832 mode. In the SH mode, this signal is high-active; in the V832 mode, it is low-active.)
XINT	Output	Interrupt signal issued to host CPU (In the SH mode, and SPARClite this signal is low-active; in the V832 mode, it is high-active)

 Coral can be connected to the Hitachi SH4 (SH7750), SH3 (SH7709) NEC V832 and Fujitsu SPARClite (MB86833) without external circuit. In the SRAM interface mode, Coral can be used with any other CPU as well. The host CPU is specified by the MODE0 to 2 pins.

MODE 2	MODE 1	MODE 0	CPU
L	L	L	SH3
L	L	Н	SH4
L	Н	L	V832
L	Н	Н	SPARClite
Н	Х	Х	Reserved

When the bus cycle terminates, a ready signal level can be set. When using the RDY\_MODE signal at "High" level, set two cycles as the CPU software wait of the CPU. (When BS\_MODE = "High" level, set the CPU software wait to three cycles.)

RDY_ MODE	Ready signal mode
L	When the bus cycle terminates, sets the XRDY signal to the 'not ready' level.
Н	When the bus cycle terminates, sets the XRDY signal to the 'ready' level.

A CPU with no BS (Bus Start) pin can be used. Setting can be performed in all CPU modes. Connection can be made to a CPU with no BS signal by setting the BS\_MODE signal to "High" level.

When not using the BS signal, fix the BS pin of CORAL at "High" level.

When using the BS\_MODE signal as "High" level in the normally ready mode, set the CPU software wait to three cycles.

BS_ MODE	BS signal mode		
L	Connect to a CPU with the BS signal		
Н	Connect to a CPU without the BS signal		

The data signal is 32 bits (fixed).

The address signal is 32 bits (per one double-word)  $\times$  24, and has a 64-Mbyte address field. (16-MByte address space is provided for V832 and SPARClite.)

The external bus operating frequency is up to 100 MHz.

In the SH4, V832, and SPARClite modes, when the XRDY signal is low, it is in the ready state. However, in the SH3 mode, when the XRDY signal is low, it is in the wait state. This signal is a tri-state output that is synchronized with the rising edge of BCLKI.

DMA data transfer is supported using an external DMA controller.

An interrupt signal is generated to the host CPU.

The XRST input must be kept low for at least 300 µs after setting the S (PLL reset) signal to high.

In the V832 mode, Coral signals are connected to the V832 CPU as follows:

CORAL Pins	V832 Signals
A24	XMWR
DTACK	XTC
DRACK	DMAAK

# 2.3.2 Video output interface

Table 2-2 Video Output Interface Pins

Pin name	I/O	Description
DCLKO	Output	Dot clock signal for display
DCLKI	Input	Dot clock signal input
HSYNC	I/O	Horizontal sync signal output
		Horizontal sync input <in external="" mode="" sync=""></in>
VSYNC	I/O	Vertical sync signal output
		Vertical sync input <in external="" mode="" sync=""></in>
CSYNC	Output	Composite sync signal output
DISPE	Output	Display enable period signal
GV	Output	Graphics/video switch
R7-0	Output	Digital picture (R) output. These signals are multiplexed
		MD53-MD46. These pins are available when XRGEN = 0.
G7-0	Output	Digital picture (G) output. These signals are multiplexed
		MD45-MD38. These pins are available when XRGEN = 0.
B7-0	Output	Digital picture (B) output. These signals are multiplexed
		MD37-MD32 and MDQM7-6. These pins are available when
		XRGEN = 0.
XRGBEN	Input	Signal to switch between RGB1-0 output, capture singnals
		/memory bus (MD 63-MD32,MDQM7,6)
AOUTR	Analog Output	Analog Signal (R) output
AOUTG	Analog Output	Analog Signal (G) output
AOUTB	Analog Output	Analog Signal (B) output
ACOMPR	Analog	Analog (R) Compensation output
ACOMPG	Analog	Analog (G) Compensation output
ACOMPB	Analog	Analog (B) Compensation output
VREF	Analog	Analog Volatage Reference input
VRO	Analog	Analog Reference Current output

It is possible to output digital RGB, when XRGBEN = 0.(Memory bus=32bit)

Additional setting of external circuits can generate composite video signal.

Synchronous to external video signal display can be performed.

Either mode which is synchronous to DCLKI signal or one which is synchronous to dot clock, as for normal display can be selected.

Since HSYNC and VSYNC signals are set to input state after reset, these signals must be pulled up LSI externally.

The GV signal switches graphics and video at chroma key operation. When video is selected, the "Low" level is output.

AOUTR, AOUTG and AOUTB must be terminated at 75 ohm.

1.1-V is input to VREF. A bypass capacitor( with good high-frequency characteristics) must be inserted between VREF and AVS.

ACOMPR, ACOMPG and ACOMPB are tied to analog VDD via 0.1uF ceremic capacitors.

VRO must be pulled down to analog ground by a 2.7 k ohm resister.

# 2.3.3 Video Capture interface

Table 2-3 Video Capture Interface Pins

Pin name	I/O	Description
CCLK	Input	Digital video input clock signal input
VI7-0	Input	ITU656 Digital video data input. These pins are multiplexed MD63-MD56.

Inputs ITU-RBT-656 format digital video signal

Digital video data input can be used only when the XRGBEN pin is "0". MD63-MD56 are assigned as the digital video data input pins.

When video capture is not used and the XRGBEN pin is 0, input the "High" level to MD63-MD56.

# 2.3.4 Graphics memory interface

Table 2-3 Graphics memory interface pins

Pin name	I/O	Description
MD31-0	I/O	Graphics memory bus data
MD53-32	I/O	Graphics memory bus data or digital R7-0, G7-0, B7-2 output (when XRGBEN pin = 0)
MD55-54	I/O	Graphics memory bus data
MD63-56	I/O	Graphics memory bus data or video capture input (when XRGBEN pin =0)
MA0-14	Output	Graphics memory bus data
MRAS	Output	Row address strobe
MCAS	Output	Column address strobe
MWE	Output	Write enable
MDQM5-0	Output	Data mask
MDQM7-6	Output	Data mask or digital B1-0 output(when XRGBEN=0)
MCLK0	Output	Graphics memory clock output
MCLK1	Input	Graphics memory clock input

Connect the interface to the external memory used as memory for image data. The interface can be connected to 64-/128-/256-Mbit SD RAM (16- or 32-bit length data bus) without using any external circuit

64 bits or 32 bits can be selected for the memory bus data.

Connect MCLKI to MCLK0.

- When memory bus width is 32 bit and digital RGB output is used (XRGBEN="0"), MD54-63 pins are set to "high level", and MD32-53 pins and MDQM4-7 pins are set to open.
- When memory bus width is 32 bit and digital RGB output is not used ( XRGBEN="1"), MD32-63 pins and MDQM4-7 pins are set to open.

When XRGBEN is fixed at "1", MD63-MD32 and MDQM7-MDQM6 can be used as graphics memory interface

When XRGBEN is fixed at "0", these signals can be used as digital RGB output and video capture data input.

# 2.3.5 Clock input

Table 2-4 Clock Input Pins

Pin name	I/O	Description
CLK	Input	Clock input signal
S	Input	PLL reset signal
CKM	Input	Clock mode signal
CLKSEL [1:0]	Input	Clock rate select signal

Inputs source clock for internal operation clock and display dot clock. Normally, 4 Fsc (= 14.31818 MHz: NTSC) is input. An internal PLL generates the internal operation clock of 166 MHz/133 MHz and the display base clock of 400 MHz.

CKM	Clock mode
L	Output from internal PLL selected
Н	Host CPU bus clock (BCLK1) selected

• When CKM = L, selects input clock frequency when built-in PLL used according to setting of CLKSEL pins

CLKSEL1	CLKSEL0	Input clock frequency	Multiplication rate	Display reference clock		
L	L	Inputs 13.5-MHz clock frequency	×29	391.5 MHz		
L	Н	Inputs 14.32-MHz clock frequency	×28	400.96 MHz		
Н	L	Inputs 17.73-MHz clock frequency	×22	390.06 MHz		
Н	Н	Reserved				

# 2.3.6 Test pins

Table 2-5 Test Pins

Pin name	I/O	Description
TESTH	Input	Input 3.3-V power.

# 2.3.7 Reset sequence

See "13.3.2 Note at power-on".

# 3 PROCEDURE OF THE HARDWARE INITIALIZATION

# 3.1 Hardware reset

- 1.Do the hardware reset. (see section 13.3.2)
- 2. After the hardware reset, set the CCF(Change of Frequency) register (section 11.2.1). In being unstable cycle after the hardware reset, keep 32 bus cycles open.
- 3.Set the graphics memory interface register, MMR (Memory I/F Mode Register). After setting the CCF register, take 200 us to set the MMR register. In being unstable memory access cycle, keep 32 bus cycles open.
- 4.Other registers, except for the CCF register and the MMR register, should be set after setting the CCF register.

In case of not using memory access, the MMR register could be set in any order after the CCF register is set.

## 3.2 Re-reset

- 1. Reset XRST signal.
- 2. See section 3.1 for registers setting after the procedure of re-reset.

# 3.3 Software reset

- 1. Set the value of the SRST register (see section 11.2.1) for re-reset.
- 2. It is not necessary to reset the CCF register and the MMR register again.

# 4 HOST INTERFACE

# 4.1 Operation Mode

### 4.1.1 Host CPU mode

Select the host CPU by setting the MODE0 to MODE2 signals as follows:

Table 4-1 CPU Type Setting

MODE 2	MODE 1	MODE 0	CPU
L	L	L	SH3
L	L	Н	SH4
L	Н	L	V832
L	Н	Н	SPARClite
Н	Х	Х	Reserved

# 4.1.2 Ready signal mode

The MODE2 pin can be used to set the ready signal level when the bus cycle of the host CPU terminates. For the normally not ready mode, set the software wait to 0 or 1 cycles. When using this device in the normally ready mode, set the software wait to 2 cycles. When using this device in the normally not ready mode, set the software wait to one cycle. (When  $BS\_MODE = H$ , three cycles are needed for the software wait.)

The 'normally not ready mode' is the mode in which the CORAL XRDY signal is always in the wait state and Ready is returned only when read/write is ready.

The 'normal ready mode' is the mode in which the CORAL XRDY signal is always in the Ready state and it is put into the wait state only when read/write cannot be performed immediately.

Table 4-2 Ready Signal Mode

RDY_MODE	Ready signal operation
	Recognizes XRDY signal as 'not ready level' and terminates bus cycle
-	(normally not ready mode)
Н	Recognizes XRDY signal as 'ready level' and terminates bus cycle (normally
11	ready mode)

## 4.1.3 BS signal mode

Connection to a CPU without the BS signal can be made via the **BS\_MODE** signal. This setting can be performed for all CPU modes. To connect to a CPU without the BS signal, set the **BS\_MODE** signal to "High" level.

When not using the BS signal, fix the BS pin of CORAL at "High" level.

When using the **BS\_MODE** signal as "High" level, with the normally ready mode established, set the CPU software wait to three cycles.

Table 4-3 BS Signal Mode

BS_ MODE	Operation of BS signal							
L	Connects to CPU with BS signal							
Н	Connects to CPU without BS signal							

### 4.1.4 Endian

CORAL operates in little-endian mode. All the register address descriptions in the specifications are byte address in little endian. When using a big-endian CPU, note that the byte-or word-addresses are different from these descriptions.

# 4.2 Access Mode

### 4.2.1 SRAM interface

Data can be transferred to/from CORAL using SRAM access protocol. CORAL internal registers and graphics memory are all mapped to the physical address area of the host processor.

CORAL uses hardware wait based on the XRDY signal, enabling the hardware wait setting of the host CPU. When using the normally not ready mode, set the software wait to "1". When using the normally ready mode, set the software wait to "2". (When using the **BS\_MODE** signal as "High" level, with the normally ready mode established, set the CPU software wait to three cycles.) Switch the ready mode using the **RDY MODE** signal.

#### **CPU Read**

The host processor reads data from internal registers and memory of CORAL in double-word (32 bit) units. Valid data is output continuously while XRD and XCS are being asserted at a "Low" level after XRDY has been asserted.

#### **CPU Write**

The host CPU writes data to internal registers and memory of CORAL in byte, word(16 bit) and double-word(32 bit) units.

# 4.2.2 FIFO interface (fixed transfer destination address)

This interface transfers display lists stored in host memory. Display list information is transferred efficiently using a single address mode DMA transfer. Data can be transferred to FIFO in relation to FIFO buffer area mapped in memory area using SRAM interface or dual address mode.

# 4.3 DMA Transfer

#### 4.3.1 Data transfer unit

DMA transfer is performed in double-word (32 bits) units or 8 double-word (32 bytes) units. Byte and word access is not supported.

Note: 8 double-word transfer is supported only in the SH4 mode.

### 4.3.2 Address mode

### Dual address mode (mode using ACK)

DMA is performed at memory-to-memory transfer between host memory and registers mapped in memory space or graphics memory (destination). Both the host memory address and CORAL is used. In the SH4 mode, the 1 double-word transfer (32 bits) and 8 double-word transfer (32 bytes) can be used.

When the CPU transfer destination address is fixed, data can also be transferred to the FIFO interface. However, in this case, even the SH4 mode supports only the 1 double-word transfer.

DREQ and DRACK pins and SRAM interface signals are used. In V832, the DREQ, DMAAK, and XTC pins and SRAM interface signals are used.

Note: The SH3 mode supports the direct address mode; it does not support the indirect address mode.

### Dual address mode (mode not using ACK)

When not using the ACK signal with the dual address mode established, set bit3 at HostBase+0004h (DNA: Dual address No Ack mode) to 1.

When the ACK is not used, the DREQ signal is in the edge mode and the DREQ signal is negated per transfer and then reasserted it in the next cycle. If processing cannot be performed immediately inside CORAL, the DREQ signal remains negated.

The transfer count register (DTC) of CORAL is not used, so in order to end DMA transfer, write "1" to the DMA transfer stop register (DTS) from the CPU.

Note 1: In the dual DMA mode (mode without ACK), the destination address can be used only for the

In DMA transfer to the graphics memory, etc., use the dual DMA mode.

Note 2: DMA read is not supported.

### Single address mode (FIFO interface)

Data is transferred between host memory (source) and FIFO (destination). Only the address output from the host memory is used, and the data is transferred to the FIFO. This mode does not support data write to the host memory. When the FIFO is full, the DMA transfer is suspended.

The 1 double-word transfer (32 bits) and the 8 double-word transfer (32 B) can be used.

DREQ, DTACK, and DRACK signal are used.

Note: The single-address mode is supported only in the SH4 mode.

### 4.3.3 Bus mode

Coral supports the DMA transfer cycle steal mode and burst mode according to setting of external DMA mode.

### Cycle steal mode (In the V832 mode, the burst mode is called the single transfer mode.)

In the cycle steal mode, the right to use the bus is obtained or released at every data transfer of 1 unit. The DMA transfer unit can be selected from between the 1 double-word (32 bits) and 8 double-words (32 B).

#### Burst mode (In the V832 mode, the burst mode is called the demand transfer mode.)

When DMA transfer is started, the right to use the bus is acquired and the transfer begins. The data transfer unit can be selected from between the 1 double-word (32 bits) and 8 double-words (32 B).

Note: When performing DMA transfer in the dual-address mode, a function for automatically negating DREQ is provided based on the setting of the DBM register.

### 4.3.4 DMA transfer request

### Single-address mode

DMA is started when the CORAL issues an external request to DMAC of the host processor.

Set the transfer count in the transfer count register of the CORAL and then issue DREQ.

Fix the CPU destination address to the FIFO address.

#### **Dual-address mode**

DMA is started by two procedures: CORAL issues an external request to DMAC of the host processor, or the CPU itself is started (auto request mode, etc.). h Ack use mode, set the transfer count in the transfer count register of CORAL and then issue DREQ.

Note: In the Ack unused mode and the V832 mode requires no setting of the transfer count register.

### 4.3.5 Ending DMA transfer

#### • SH3/SH4

When the CORAL transfer count register is set to 0, DMA transfer ends and DREQ is negated.

### • V832

When the XTC signal from the CPU is low-asserted while the DMAAK signal to S CORAL is high-asserted, the end of DMA transfer is recognized and DREQ is negated.


- The end of DMA transfer is detected in two ways: the DMA status register (DST) is polled, and an interrupt to end the drawing command (FD000000<sub>H</sub>) is added to the display list and the interrupt is detected.
- In the dual address mode (mode not using ACK), the DMA transfer count register (DTC) is not used, so the DMA ending cannot be determined. The DREQ signal can be negated to end DMA by writing 1 from the CPU to the DMA transfer stop register (DTS) of CORAL at DMA transfer end.

# 4.4 Transfer of Local Display List

This is the mode in which the CORAL internal bus is used to transfer the display list stored in the graphics memory to the FIFO interface.

During transfer of the local display list, the host bus can be used for CPU read/write.

How to transfer list: Store the display list in the local memory of CORAL, set the transfer source local address (LSA) and the transfer count (LCO), and then issue a request (LREQ). Whether or not the local display list is currently being transferred is checked using the local transfer status register (LSTA).



**Transfer Path for Local Display List** 

# 4.5 Interrupt

Coral issues interrupt requests to the host CPU. Following shows the types of interrupt factor and they can be enabled/disabled by IMASK (Interrupt Mask Register).

- Vertical synchronization detect
- Field synchronization detect
- External synchronization error detect
- Drawing command error
- · Drawing command execution end

# 4.6 SH3 Mode

In the SH3 mode, operation is assured under the following conditions:

### Normally not ready mode

- BCLK (CPU bus clock) is 50 MHz or less.
- The XWAIT setup time is 9.0 ns or less.

### Normally ready mode

• Three cycles or more are set for the software wait.

## 4.7 Wait

### Software wait

The software wait is a wait performed on the CPU side; this wait specifies how many cycles of the ready signal (XRDY) sampling timing is ignored.

### Hardware wait

The hardware wait is a wait on the CORAL side that occurs when CORAL itself cannot read/write data immediately.

# 4.8 Memory Map

The following shows the memory map of CORAL to the host CPU memory space. The address is mapped differently in SH3, SH4 and V832.




Fig. 4.1 Memory Map

Table 4-4 Address Space in SH3/SH4 Mode

Size	Resource	Base address	(Name)
32 MB to 256 KB		00000000	
64 KB	Host interface registers	01FC0000	(HostBase)
32 KB	Display registers	01FD0000	(DisplayBase)
32 KB	Capture registers	01FD8000	(CaptureBase)
32 KB	Drawing registers	01FF0000	(DrawBase)
32 KB	Geometry engine registers	01FF8000	(GeometryBase)
32 MB	Graphics memory	02000000	

Table 4-5 Address Space in V832, SPARClite Mode

Size	Resource	Base address	(Name)
16 MB to 256 KB	Graphics memory	00000000	
64 KB	Host interface registers	00FC0000	(HostBase)
32 KB	Display registers	00FD0000	(DisplayBase)
32 KB	Capture registers	00FD8000	(CaptureBase)
32 KB	Drawing registers	00FF0000	(DrawBase)
32 KB	Geometry engine registers	00FF8000	(GeometryBase)

When the SH3 or SH4 mode is used, the register area can be moved by writing 1 to bit 0 at HostBase + 005Ch (RSW: Register location Switch). In the initial state, the register space is at the center (1FC0000) of the 64 MB space; access CORAL after about 20 bus clocks after writing 1 to RSW.




Fig. 4.2 Memory Map

Table 4-6 Address Mapping in SH3/SH4 Mode

Size	Resource	Base address	(Name)
64 MB to 256 KB	Graphics memory	00000000	
64 KB	Host interface registers	03FC0000	(HostBase)
32 KB	Display registers	03FD0000	(DisplayBase)
32 KB	Capture registers	03FD8000	(CaptureBase)
32 KB	Drawing registers	03FF0000	(DrawBase)
32 KB	Geometry engine registers	03FF8000	(GeometryBase)

# 5 Graphics Memory

# 5.1 Configuration

The Coral uses local external memory (Graphics memory) for drawing and display management. The configuration of this Graphics memory is described as follows:

### 5.1.1 Data type

The Coral handles the following types of data. Display list can be stored in the host (main) memory as well. Texture/tile pattern and text pattern can be defined by a display list as well.

### **Drawing Frame**

This is a rectangular image data field for 2D/3D drawing. The Coral is able to have plural drawing frames and display a part of these area if it is set to be bigger than display size. The maximum size is 4096x4096 pixel in 32 pixel units. And both indirect color (8 bits / pixel) and direct color (16 bits / pixel) mode are applicable.

#### **Display Frame**


This is a rectangle picture area for display. The Coral is able to set display layer up to 6 layers.

#### **Z** Buffer

Z buffer is required for eliminating hidden surfaces. In 16 bits modes, 2 bytes and in 8 bits mode, 1 byte are required per 1 pixel. This area has to be cleared before drawing.

#### **Polygon Drawing Flag Buffer**

This area is used for polygon drawing. It is required 1 bit memory area per 1 pixel and 1 x-axis line area both backward and forward of it. This area has to be cleared before drawing.



#### **Displaylist Buffer**

The displaylist is a list of drawing commands and parameters.

#### **Texture Pattern**

This pattern is used for texture mapping. The maximum size is up to 4096 x 4096 pixels.

### **Cursor Pattern**

This is used for hardware cursor. The data format is indirect color (8 bits / pixel) mode. And the Coral is able to display two cursor of 64 x 64 pixel size.

### 5.1.2 Memory Mapping

A graphics memory is mapped linearly to host CPU address field. Each of these above data is able to be allocated anywhere in the Graphics memory according to the respective register setting. ( However there is some restrictions of an addressing boundary depending on a data type.)

### 5.1.3 Data Format


### Direct Color (16 bits / pixel)

This data format is described RGB as each 5 bit. Bit15 is used for alpha bit of layer blending.

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Α			R					G					В		

### Indirect Color (8 bits / pixel)


This data format is a color index code for looking up table (palette).




#### **Z** Value

It is possible to use Z value as 8 bits or 16 bits. These data format are unsigned integer.






### 2) 8 bits mode



### **Polygon Drawing Flag**

This data format is 1 bit per 1 pixel.



### **Texture / Tile Pattern**

It is possible to use a pattern as direct color mode (16 bits / pixel) or indirect color mode (8 bits / pixel).

### 1) Direct color mode (16 bits / pixel)

This data format is described RGB as each 5 bit. Bit15 is used for alpha bit of stencil or stencil blending. (Only texture mapping)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
I	Α			R					G					В		

### 2) Indirect color mode (8 bits / pixel)

This data format is a color index code for looking up table (palette).

7	6	5	4	3	2	1	0
			Colo	r Code	)		

### **Cursor Pattern**

This data format is a color index code for looking up table (palette).

7	6	5	4	3	2	1	0
			Color	r Code			

### Video Capture data

This data format is Y:Cb:Cr=4:2:2 and 32 bits per 2 pixel.

 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
YO							Cb								
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			Y.	1							С	r			

### Direct Color (32 bits / pixel)

This data format is described RGB as each 8 bit. Bit31 is used for alpha bit of layer blending. But the Coral does not support this color mode drawing. Therefore please draw this layer by CPU writing.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	G						В								
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Α	A Reserved									R	,				

# 5.2 Frame Management

# 5.2.1 Single Buffer

The entire or partial area of the drawing frame is assigned as a display frame. The display field is scrolled by relocating the position of the display frame. When the display frame crosses the border of the drawing frame, the other side of the drawing frame is displayed, assuming that the drawing frame is rolled over (top and left edges assumed logically connected to bottom and right edges, respectively). To avoid the affect of drawing on display, the drawing data can be transferred to the Graphics Memory in the blanking time period.

#### 5.2.2 Double Buffer

Two drawing frames are set. While one frame is displayed, drawing is done at the other frame. Flicker-less animation can be performed by flipping these two frames back and forth. Flipping is done in the blanking time period. There are two flipping modes: automatically at every scan frame period, and by user control. The double buffer is assigned independently for the L2, L3, L4, L5 layers.

# 5.3 Memory Access

# 5.3.1 Memory Access by host CPU

Graphics memory is mapped linearly to host CPU address field. The host CPU can access the Graphics memory like a SRAM.

### 5.3.2 Priority of memory accessing

The priority of Graphics memory accessing is the follows:

- 1. Refresh
- 2. Video Capture
- 3. Display processing
- 4. Host CPU accessing
- 5. Drawing accessing

# 5.4 Connection with memory

# **5.4.1 Connection with memory**

The memory controller of Coral supports simple connection with SD/FCRAM by setting MMR(Memory Mode Register).

If there is N(=11 to 13) address pins in SD/FCRAM, please connect the SD/FCRAM address(A[n]) pin to the Coral's memory address(MA[n]) pin and SD/FCRAM bank pin to the Coral's next address(MA[N]) pin. Then please set MMR by a number and type of memory.

The follows are the connection table between Coral pin and SD/FCRAM pin.

### 64M bit SDRAM(x16 bit)

Coral pins	SDRAM pins				
MA[11:0]	A[11:0]				
MA12	BA0				
MA13	BA1				

### 128M bit SDRAM(x16 bit)

Coral pins	SDRAM pins
MA[11:0]	A[11:0]
MA12	BA0
MA13	BA1

### 256M bit SDRAM(x16 bit)

Coral pins	SDRAM pins				
MA[12:0]	A[12:0]				
MA13	BA0				
MA14	BA1				

### 64M bit SDRAM(x32 bit)

Coral pins	SDRAM pins				
MA[10:0]	A[10:0]				
MA11	BA0				
MA12	BA1				

## 128M bit SDRAM(x32 bit)

Coral pins	SDRAM pins				
MA[11:0]	A[11:0]				
MA12	BA0				
MA13	BA1				

### 16M bit FCRAM(x16 bit)

Coral pins	FCRAM pins
MA[10:0]	A[10:0]
MA11	BA

# 6 DISPLAY CONTROLLER

# 6.1 Overview

### Display control

Window display can be performed for six layers. Window scrolling, etc., can also be performed.

### **Backward compatibility**

Backward compatibility with previous products is supported in the four-layer display mode or in the left/right split display mode.

### Video timing generator

The video display timing is generated according to the display resolution (from 320  $\times$  240 to 1024  $\times$  768).

### Color look-up

There are two sets of color look-up tables by palette RAM for the indirect color mode (8 bits/pixel).


#### Cursor


Two sets of hardware cursor patterns (8 bits/pixel,  $64 \times 64$  pixels each) can be used.


# 6.2 Display Function

### 6.2.1 Layer configuration

Six-layer window display is performed. Layer overlay sequence can be set in any order. A four-layer display mode and left/right split display mode are also provided, supporting backward compatibility with previous products.







(b) Four layered display for downward compatibility

### **Configuration of Display Layers**

The correspondence between the display layers for this product and for previous products is shown below.

Layer correspondence		Coordinates of	f starting point	Width/height				
		Window mode Compatibility mode		Window mode	Compatibility mode			
L0	С	(L0WX, L0WY)	(0, 0)	(L0WW, L0WH + 1)	(HDP + 1, VDP + 1)			
L1	W	(L1WX, L1WY)	(WX, WY)	(L1WW, L1WH + 1)	(WW, WH + 1)			
L2	ML	(L2WX, L2WY)	(0, 0)	(L2WW, L2WH + 1)	(HDB + 1, VDP + 1)			
L3	MR	(L3WX, L3WY)	(HDB, 0)	(L3WW, L3WH + 1)	(HDP – HDB, VDP + 1)			
L4	BL	(L4WX, L4WY)	(0, 0)	(L4WW, L4WH + 1)	(HDB + 1, VDP + 1)			
L5	BR	(L5WX, L5WY)	(HDB, 0)	(L5WW, L5WH + 1)	(HDP – HDB, VDP + 1)			


C, W, ML, MR, BL, and BR above mean layers for previous products. The window mode or the compatibility mode can be selected for each layer. It is possible to use new functions through minor program changes by allowing the coexistence of display modes instead of separating them completely.

However, if high resolutions are displayed, the count of layers that can be displayed simultaneously and pixel data may be restricted according to the graphics memory ability to supply data.

### 6.2.2 Overlay

### (1) Overview

Image data for the six layers (L0 to L5) is processed as shown below.



The fundamental flow is: Palette  $\rightarrow$  Layer selection  $\rightarrow$  Blending. The palettes convert 8-bit color codes to the RGB format. The layer selector exchanges the layer overlay sequence arbitrarily. The blender performs blending using the blend coefficient defined for each layer or overlays in accordance with the transparent-color definition.

The L0 layer corresponds to the C layer for previous products and shares the palettes with the cursor. As a result, the L0 layer and cursor are overlaid before blend operation.

The L1 layer corresponds to the W layer for previous products. To implement backward compatibility with previous products, the L1 layer and lower layers are overlaid before blend operation.

The L2 to L5 layers have two paths; in one path, these layers are input to the blender separately and in the other, these layers and the L1 layer are overlaid and then are input to the blender. When performing processing using the extended mode, select the former; when performing the same processing as previous products, select the latter. It is possible to specify which one to select for each layer.

### (2) Overlay mode

Image layer overlay is performed in two modes: simple priority mode, and blend mode.

In the simple priority mode, processing is performed according to the transparent color defined for each layer. When the color is a transparent color, the value of the lower layer is used as the image value for the next stage; when the color is not a transparent color, the value of the layer is used as the image value for the next stage.

$$D_{\text{view}} = D_{\text{new}}$$
 (when  $D_{\text{new}}$  does not match transparent color)  
=  $D_{\text{lower}}$  (when  $D_{\text{new}}$  matches transparent color)

When the L1 layer is in the YCbCr mode, transparent color checking is not performed for the L1 layer; processing is always performed assuming that transparent color is not used.

In the blend mode, the blend ratio "r" defined for each layer is specified using 8-bit tolerance, and the following operation is performed:

$$D_{\text{view}} = D_{\text{new}}^* r + D_{\text{lower}^*} (1 - r)$$

Blending is enabled for each layer by mode setting and a specific bit of the pixel is set to "1". For 8 bits/pixel, the MSB of RAM data enables blending; for 16 bits/pixel, the MSB of data of the relevant layer enables blending; for 24 bits/pixel, the MSB of the word enables blending.

### (3) Blend coefficient layer

In the normal blend mode, the blend coefficient is fixed for each layer. However, in the blend coefficient layer mode, the L5 layer can be used as the blend coefficient layer. In this mode, the blend coefficient can be specified for each pixel, providing gradation, for example. When using this mode, set the L5 layer(L5M and L5EM register) to 8 bits/pixel, window display mode and extend overlay mode.

# 6.2.3 Display parameters

The display area is defined according to the following parameters. Each parameter is set independently at the respective register.




Fig. 5.1 Display Parameters

Note: The actual parameter settings are little different from the above. The details, please refer "11.3.1 Interlaced mode".

HTP	Horizontal Total Pixels					
HSP	Horizontal Synchronize pulse Position					
HSW	Horizontal Synchronize pulse Width					
HDP	Horizontal Display Period					
HDB	Horizontal Display Boundary					
VTR	Vertical Total Raster					
VSP	Vertical Synchronize pulse Position					
VSW	Vertical Synchronize pulse Width					
VDP	Vertical Display Period					
LnWX	Layer n Window position X					
LnWY	Layer n Window position Y					
LnWW	Layer n Window Width					
LnWH	Layer n Window Height					

When not splitting the window, set HDP to HDB and display only the left side of the window. The settings must meet the following relationship:

 $0 < HDB \le HDP < HSP < HSP + HSW + 1 < HTP$ 

0 < VDP < VSP < VSP + VSW + 1 < VTR

# 6.2.4 Display position control

The graphic image data to be displayed is located in the logical 2D coordinates space (logical graphics space) in the Graphics Memory. There are six logical graphics spaces as follows:

- L0 layer
- L1 layer
- L2 layer
- L3 layer
- L4 layer
- L5 layer

The relation between the logical graphics space and display position is defined as follows:




Fig. 5.2 Display Position Parameters

OA	Origin Address	Origin address of logical graphics space. Memory address of top left edge pixel in logical frame origin		
W	Stride	Width of logical graphics space. Defined in 64-byte unit		
Н	Height	Height of logical graphics space. Total raster (pixel) count of field		
DA	Display Address	Display origin address. Top left position address of display frame origin		
DX DY	Display Position	Display origin coordinates. Coordinates in logical frame space of display frame origin		

Coral scans the logical graphics space as if the entire space is rolled over in both the horizontal and vertical directions. Using this function, if the display frame crosses the border of the logical graphics space, the part outside the border is covered with the other side of the logical graphics space, which is assumed to be connected cyclically as shown below:




Fig. 5.3 Wrap Around of Display Frame

The expression of the X and Y coordinates in the frame and their corresponding linear addresses (in bytes) is shown below.

$$A(x,y) = x \times bpp/8 + 64wy (bpp = 8 or 16)$$

The origin of the displayed coordinates has to be within the frame. To be more specific, the parameters are subject to the following constraints:

$$0 \le DX < w \times 64 \times 8/bpp \text{ (bpp = 8 or 16)}$$
  
 $0 \le DY < H$ 

DX, DY, and DA have to indicate the same point within the frame. In short, the following relationship must be satisfied.

$$DA = OA + DX \times bpp/8 + 64w \times DY$$
 (bpp = 8 or 16)

# 6.3 Display Color

Color data is displayed in the following modes:

### Indirect color (8 bits/pixel)

In this mode, the index of the palette RAM is displayed. Data is converted to image data consisting of 6 bits for R, G, and B via the palette RAM and is then displayed.

### Direct color (16 bits/pixel)

Each level of R, G, and B is represented using 5 bits.

### Direct color (24 bits/pixel)

Each level of R, G, and B is represented using 8 bits.

### YCbCr color (16 bits/pixel)

In this mode, image data is displayed with YCbCr = 4:2:2. Data is converted to image data consisting of 8 bits for R, G, and B using the operation circuit and is then displayed.

The display colors for each layer are shown below.

Layer	Compatibility mode	Extended mode	
L0	Direct color (16, 24), Indirect color (P0)	Direct color (16, 24), Indirect color (P0)	
L1	Direct color (16, 24), Indirect color (P1), YCbCr	Direct color (16, 24), Indirect color (P1), YCbCr	
L2	Direct color (16, 24), Indirect color (P1)	Direct color (16, 24), Indirect color (P2)	
L3	Direct color (16, 24), Indirect color (P1)	Direct color (16, 24), Indirect color (P3)	
L4	Direct color (16, 24), Indirect color (P1)	Direct color (16, 24)	
L5	Direct color (16, 24), Indirect color (P1)	Direct color (16, 24)	

<sup>&</sup>quot;Pn" stands for the corresponding palette RAM. Four palettes are used as follows:

### Palette 0 (P0)

This palette corresponds to the C-layer palette for previous products. This palette is used for the L0 layer. This palette can also be used for the cursor.

### Palette 1 (P1)

This palette corresponds to the M/B layer palette for previous products. In the compatibility mode, this palette is common to layers L1 to 5. In the extended mode, this palette is dedicated to the L1 layer.

### Palette 2 (P2)

This palette is dedicated to the L2 layer. This palette can be used only for the extended mode.

#### Palette 3 (P3)

This palette is dedicated to the L2 layer. This palette can be used only for the extended mode.

# 6.4 Cursor

### 6.4.1 Cursor display function

CORAL can display two hardware cursors. Each cursor is specified as  $64 \times 64$  pixels, and the cursor pattern is set in the Graphics Memory. The indirect color mode (8 bits/pixel) is used and the L0 layer palette is used. However, transparent color control (handling of transparent color code and code 0) is independent of L0 layer. Blending with lower layer is not performed.

### 6.4.2 Cursor control

The display priority for hardware cursors is programmable. The cursor can be displayed either on upper or lower the L0 layer using this feature. A separate setting can be made for each hardware cursor. If part of a hardware cursor crosses the display frame border, the part outside the border is not shown.

Usually, cursor 0 is preferred to cursor 1. However, with cursor 1 displayed upper the L0 layer and cursor 0 displayed lower the L0 layer, the cursor 1 display is preferred to the cursor 0.

# 6.5 Display Scan Control

# 6.5.1 Applicable display

The following table shows typical display resolutions and their synchronous signal frequencies. The pixel clock frequency is determined by setting the division ate of the display reference clock. The display reference clock is either the internal PLL (400.9 MHz at input frequency of 14.318 MHz), or the clock supplied to the DCLKI input pin. The following table gives the clock division rate used when the internal PLL is the display reference clock:

Table 4-1 Resolution and Display Frequency

Resolution	Division rate of reference clock	Pixel frequency	Horizontal total pixel count	Horizontal frequency	Vertical total raster count	Vertical frequency
320×240	1/60	6.7 MHz	424	15.76 kHz	263	59.9 Hz
400×240	1/48	8.4 MHz	530	15.76 kHz	263	59.9 Hz
480×240	1/40	10.0 MHz	636	15.76 kHz	263	59.9 Hz
640×480	1/16	25.1 MHz	800	31.5 kHz	525	59.7 Hz
854×480	1/12	33.4 MHz	1062	31.3 kHz	525	59.9 Hz
800×600	1/10	40.1 MHz	1056	38.0 kHz	633	60.0 Hz
1024×768	1/6	66.8 MHz	1389	48.1 kHz	806	59.9 Hz

Pixel frequency = 14.318 MHz × 28 × reference clock division rate (when internal PLL selected)

= DCLKI input frequency × reference clock division rate (when DCLKI selected)

Horizontal frequency = Pixel frequency/Horizontal total pixel count

Vertical frequency = Horizontal frequency/Vertical total raster count

## 6.5.2 Interlace display

CORAL can perform both a non-interlace display and an interlace display.

When the DCM register synchronization mode is set to interlace video (11), images in memory are output in odd and even rasters alternately to each field, and one frame (odd + even fields) forms one screen.

When the DCM register synchronization mode is set to interlace (10), images in memory are output in raster order. The same image data is output to odd fields and even fields. Consequently, the count of rasters on the screen is half of that of interlace video. However, unlike the non-interlace mode, there is a distinction between odd and even fields depending on the phase relationship between the horizontal and vertical synchronous signals.





Fig. 5.4 Display Difference between Synchronization Modes

# 6.6 The external synchronous signal

The display scan can be performed by synchronizing horizontal/vertical synchronous signal from the external.

In selecting the external synchronization mode, Coral is sampling the HSYNC signal and displays the synchronizing the external video signal. Either the internal PLL clock or the DCLKI input signal could be selected for the sampling clock. Also, the superimposed analog output is performed by the chroma key process. The following diagram shows an example of the external synchronization circuit.



An example of the external synchronization circuit


The external synchronization mode is performed by setting the ESY bit of the DCM register. In setting the external synchronization mode, HSYNC, VSYNC, and EO pin of Coral is changed to the input mode. After that it needs to be provided the synchronous signal by using the 3 state buffer from the external. When turning off the external synchronization mode, Coral internal ESY bit needs to be switched OFF after disconnecting the synchronous input signal from the external.

The buffer of the external synchronization signal must not be switched ON when the synchronous output signal of Coral is ON. Follow the previous instruction to prevent simultaneous ON from occurring.

In using the external synchronous signal with the display clock based on the internal PLL, Coral extends the clock period and fits the clock phase with the horizontal synchronous signal phase after inputting the horizontal synchronous pulse. The following caution is necessary. In case of connecting the high speed transmit signal, such as LVDS, with the digital RGB output, PLL with a built-in the high speed serial transmission is temporally unstable due to this connection. Therefore,


the external synchronous signal based on the internal PLL must not be used with high speed synchronous transmit signal.

The synchronization of the horizontal direction is controlled by the following state diagram.



The finite state diagram is controlled by the horizontal resolution counter. The period of outputting the signal is assigned the Disp state. When the value of the horizontal resolution counter matches that of the HDP register, it ends to output the signal and the current state is transmitted from Disp state to Fporch state (front porch). In the Fporch state, when the value of the vertical resolution register matches that of the HSP register, the current state is transmitted to the Sync state. In this state, it waits for the horizontal synchronous signal from the external. Coral detects the negative edge of the horizontal synchronous pulse from the external and synchronizes it. In detecting the horizontal synchronous signal from the external, the current state is transmitted to the Bporch state (back porch). The horizontal resolution register does not count in the Sync state, instead the horizontal synchronous counter is incremented from zero. When the value of this counter matches the setting value of the HSW register, the current state is transmitted to the Bporch state without detecting the horizontal synchronous signal form the external. When the value of the horizontal resolution counter matches that of the HTP register in the Bporch state, the horizontal resolution counter is reset, and also the current state is transmitted to the Disp state and it begins to display the next cluster.

The synchronization of vertical direction is controlled by the following state diagram.



The state diagram of the vertical direction is controlled by the value of the cluster counter. The period of outputting the signal is assigned the Disp state. When the value of the cluster counter matches the value of the VDP register, it ends to output the signal and the current state is transmitted from the Disp state to the Fporch state. In the Fporch state, it waits the external synchronous pulse to be asserted. In detecting the external synchronous pulse to be asserted, the current state is transmitted to the Sync state. In the Sync state, it waits for the negative edge of the external synchronous signal. In detecting the negative edge, the current state is transmitted to the Bporch state. When the value of the cluster counter matches the values of the VTR register, the cluster counter is reset, and also the current state is transmitted to the Disp state and it starts to display the next field.

# 6.7 Video Interface, NTSC/PAL Output

In outputting NTSC/PAL signal, NTSC/PAL encoder must be connected externally as shown below:




Fig. 5.4 Example of NTSC Encoder Connection

# 7 Video Capture

# 7.1 Format

# 7.1.1 Input Data Format

Input a digital video stream in the ITU RBT-656 format. NTSC and PAL signals are both supported.

### 7.1.2 Video Signal Capture

When the VIE bit of the video capture mode register (VCM) is 1, Coral is enabled to capture video stream data from the 8-bit VI pin in synchronization with the CCLK clock. Only a digital video stream conforming to ITU-RBT656 can be processed. For this reason, a Y,Cb,Cr 4:2:2 format to which timing reference codes are added is used. The video stream is captured according to the timing reference codes; Coral automatically supports both NTSC and PAL. However, to detect error codes, set NTSC/PAL in the VS bit of VCM. If NTSC is not set, reference the number of data in the capture data count register (CDCN). If PAL is not set, reference the number of data in the capture data counter register (CDCP). If the reference data does not match the stream data, bit 4 to bit 0 of the video capture status register (VCS) will be values other than 0000.

### 7.1.3 Non-interlace Transformation

Captured video graphics can be displayed in non-interlaced format. Two modes (BOB and WEAVE) can be selected at non-interlace transformation.

### - BOB Mode

In odd fields, the even-field rasters generated by average interpolation are added to produce one frame. In even fields, the odd-field rasters generated by average interpolation are added to produce one frame.

The BOB mode is selected by enabling vertical interpolation with the VI bit of the video capture mode register (VCM) and setting the L1IM bit of the L1-layer mode register (L1M) to 0.

### - WEAVE Mode


Odd and even fields are merged in the video capture buffer to produce one frame. Vertical resolutions in the WEAVE mode are higher than those in the BOB mode but raster dislocation appears at moving places.

The WEAVE mode is selected by disabling vertical interpolation with the VI bit of VCM and setting the L1IM bit of L1-layer mode register(L1M) to 1.

# 7.2 Video Buffer

### 7.2.1 Data Format

Captured graphics are stored in memory in the 16-bit/pixel YcbCr format. Video data is transformed to the RGB format when it is displayed in the L1-layer.



# 7.2.2 Synchronous Control

Video graphics data is written to scan-independent memory for display. Memory for video capture is controlled by the ring buffer method. When graphics data for one frame is ready in memory, the frame is displayed.

If the video capture frame rate is different from the display frame rate, a frame is omitted or the same frame is displayed continuously.

### 7.2.3 Area Allocation

Allocate an area of about 2.2 frames to the video capture buffer. The size of this area is equivalent to the size that considers the margin equivalent to the double buffer of the frame. Set the starting address and upper-limit address of the area in the CBOA/CBLA registers. Here, specify the raster start position as the upper-limit address.

To allocate n rasters as the video capture buffer, set the upper-limit value as follows:

If CBLA does not match the head of a raster, video capture data is written beyond the upper limit by only 1 raster (max.). Note that if other meaningful data is held in the area, the user-intended operation is hindered by overwriting.

For reduced display, allocate the buffer area of the reduced frame size.

# 7.2.4 Window Display

The L1 layer is used to display the captured video graphics. A part or the whole of the captured graphics can be displayed as the full screen or as a window.

To capture and display video graphics, set the L1 layer to the capture synchronous mode (L1CS = 1). In the capture synchronous mode, the L1 layer displays the latest frame in the video capture buffer. The display addresses used in the normal mode are ignored.

The stride of the L1 layer must match that of the video capture buffer. If they do not match, the displayed graphics have oblique distortion.

Match the display size of the L1 layer with the reducted graphics size of the video capture. Setting the display size of the L1 layer larger than the capture image size causes display of invalid data.

The L1 layer supports selection of the RGB display format and YcbCr display format. To capture video graphics, select the YcbCr display format (WYC = 1).

### 7.2.5 Interlace Display

The graphics captured in the video capture buffer in the WEAVE mode can be displayed in interlace. Interlace display setting is the same as WEAVE mode setting. Select 'Interlace & video display' for display scan.

Flicker appears in moving video graphics. To prevent flicker, set the OO (Odd Only) bit of the capture buffer mode register (CBM) to "1".

# 7.3 Scaling

#### 7.3.1 Video Reduction Function

When the CM bits of the video capture mode register (VCM) are 11, Coral reduces the video screen size. The reduction can be set independently in the vertical and horizontal scales. The reduction is set per line in the vertical direction and in 2-pixel units in the horizontal direction. The scale setting value is defined by an input/output value. It is a 16-bit fixed fraction where the integer is represented by 5 bits and the fraction is represented by 11 bits. Valid setting values are from 0800H to FFFFH. Set the vertical direction at bit 31 to bit 16 of the capture scale register (CSC) and the horizontal direction at bits 15 to bit 00. The initial value for this register is 08000800H (once). An example of the expressions for setting a reduction in the vertical and horizontal directions is shown below.

Reduction in vertical direction  $576 \rightarrow 490$  lines 576/490 = 1.176

 $1.176 \times 2048 = 2408$  → 0968H

Reduction in horizontal direction  $720 \rightarrow 648$  pixels 720/648 = 1.111

1.111 $\times$ 2048=2275 → 08E3<sub>H</sub>

Therefore, 096808E3H is set in CSC.

The capture horizontal pixel register (CHP) and capture vertical pixel register (CVP) are used to limit the number of pixels processed during scaling. They are not used to set scaling values. Clamp processing is performed on the video streaming data outside the values set in CHP and CVP. Usually, the defaults for these registers are used.

### 7.3.2 Vertical Interpolation

When the VI bit of the video capture mode register (VCM) is "0", data in the same field is used to interpolate the interlace screen vertically. The interlace screen is doubled in the vertical direction. When the VI bit is "1", the interlace screen is not interpolated vertically.

# 7.4 Error Handling

#### 7.4.1 Error Detection Function


If an expected control code is not detected in the input video stream, an error occurs. If an error occurs, the status is returned to the register.

# **8 GEOMETRY ENGINE**

# 8.1 Geometry Pipeline

# 8.1.1 Processing flow

The flow of geometry is shown below.



# 8.1.2 Model-view-projection (MVP) transformation (OC®CC coordinate transformation)

The geometry engine transforms the vertex of the "OC" coordinate system specified by the G\_Vertex packet to the "CC" coordinate system according to the coordinate transformation matrix (OC  $\rightarrow$  CC Matrix) specified by the G\_LoadMatrix packet. The "OC  $\rightarrow$  CC Matrix" is a "4  $\times$  4" matrix consisting of a ModelView matrix and a Projection matrix.

If "Zoc" is not contained in the input parameter of the G\_Vertex packet (Z-bit of GMDR0 is off), (OC  $\rightarrow$  CC) coordinate transformation is processed as "Zoc = 0".

When GMDR0[0] is 0 (orthogonal projection transformation), OC  $\rightarrow$  CC coordinate transformation is processed as "Wcc = 1.0".

OC: Object Coordinates

CC: Clip Coordinates

Ma0 to Md3: OC  $\rightarrow$  CC Matrix

Xoc to Zoc: X, Y, and Z of OC coordinate system

Xcc to Woc: X, Y, Z, and W of CC coordinate system

# 8.1.3 3D-2D transformation (CC® NDC coordinate transformation)

The geometry engine divides "XYZ" of the "CC" coordinate system by "Wcc" (Perspective Division).

NDC: Normalized Device Coordinates

$$\begin{pmatrix}
X \text{ndc} \\
Y \text{ndc} \\
Z \text{ndc}
\end{pmatrix} = 1/W \text{cc} \begin{pmatrix}
X \text{cc} \\
Y \text{cc} \\
Z \text{cc}
\end{pmatrix}$$

Xndc to Zndc: X, Y, and Z of "NDC" coordinate system

### 8.1.4 View port transformation (NDC® DC coordinate transformation)

The geometry engine transforms "XYZ" of the "NDC" coordinate system to the "DC" coordinate system according to the transformation coefficient specified by G\_ViewPort and G\_DepthRange.

"X\_Scaling,X\_Offset" and "Y\_Scaling,Y\_Offset" are coefficients to be mapped finally to Frame Buffer. Xdc and Ydc must be included within the drawing input range (-4096 to 4095). "Z\_Scaling" and "Z\_Offset" are coefficients to be mapped finally to "Z Buffer". "Zdc" must be included within the "Z Buffer" range (0 to 65535).

#### DC: Device Coordinates

Xdc = X\_Scaling\*Xndc + X\_Offset Ydc = Y\_Scaling\*Yndc + Y\_Offset Zdc = Z\_Scaling\*Zndc + Z\_Offset

### 8.1.5 View volume clipping

#### **Expression for determination**

The expression for determining the CORAL view volume clipping is shown below. W clipping is intended to prevent the overflow caused by 1/W.

Xmin\*Wcc ≤ Xcc ≤ Xmax\*Wcc Ymin\*Wcc ≤ Ycc ≤ Ymax\*Wcc Zmin\*Wcc ≤ Zcc ≤ Zmax\*Wcc Wmin ≤ Wcc

Note: Xmin, Xmax, Ymin, Ymax, Zmin, Zmax, and Wmin are the clip boundary values set by the G\_ViewVolumeXYClip/WClip packet.

#### Clipping-on/-off

View volume clipping-on/-off can be switched by using the clip boundary values set by the G\_ViewVolumeXYClip/Zclip/WClip packet. To switch view volume clipping to off, set the maximum and minimum values of the geometry data format (IEEE single-precision floating point(\*1)) in the "Clip.max" value(\*2) and "Clip.min" value(\*3), respectively. In this case, 'All coordinate transformation results' can be evaluated as within view volume range, making it possible to obtain the effect of view volume clipping-off.

This method is valid only when W clipping does not occur. When a clip boundary value (Wmin) that causes W clipping to occur is set, clipping is also performed for each clip area. Consequently, set an appropriate clip boundary value for Clip. Max value. and Clip. Min value., respectively.

If other values are set in "Clip.max" and Clip.min, view volume clipping-on operates. The coordinate transformation result is always compared with the values set in "Clip.max" and "Clip.min".

- \*1: Maximum value = 0x7f7fffff, minimum value = 0xff7fffff
- \*2: Xmin, Ymin, Zmin, Wmin
- \*3: Xmax, Ymax, Zmax

An example of the G\_ViewVolumeZclip packet is shown below.

0xf1012010 //Setting of GMDR0

0x00000000 //Data format: Floating point data format

0x45000000 //G\_ViewVolumeZclip packet

Oxff7fffff //Zmin.float setting value (minimum value of IEEE single-precision floating point)

0x7f7fffff //Zmax.float setting value (maximum value of IEEE single-precision floating point)

#### Example of G\_ViewVolumeZclip Packet when Z Clipping Off


#### "W" clipping at orthogonal projection transformation

"W" at orthogonal projection transformation (GMDR0[0] = 0) is treated as "Wcc=1.0". For this reason, to suppress "W" clipping, the set "Wmin" value must be larger than 0 and 1.0 or less.

#### Relationship with drawing clip frame

For the following reasons, the clip boundary values of the view volume should be set so that the values after DC coordinate transformation will be larger than the drawing clip frame (2 pixels or more).

- (1) "XY" on the view volume clip frame of the "CC" coordinate system may be drawn one pixel outside or inside the frame due to an operation error when it is finally mapped to the "DC" coordinate system.
- (2) When the end point of a line overlaps the view volume frame mapped to the "DC" coordinate system, there are two cases, where the dots on the frame are drawn, and not drawn depending on the specifying of the line drawing attribute (end point drawing/non-drawing).
- (3) When the start point of a line overlaps the view volume frame mapped to the "DC" coordinate system, the dots on the frame are always drawn. When the line drawing attribute is 'end point non-drawing,' the dots on the frame are drawn at the starting point, but they may not be drawn at the end point.
- (4) When applying to triangle and polygon drawing the rasterizing rule 'dots containing center of pixel drawn. Dots on right side and base of triangle not drawn.' depending on the value of the fraction, a gap may be produced between the right side and base of the frame.



A space of two pixels or more is required.

# 8.1.6 Back face curling

In CORAL, a triangle direction can be defined and a mode in which drawing for the back face is inhibited (back face carling) is supported. The on/off operation is controlled by the GMDR2[0] setting. GMDR2[0] must be set to 1 only when back face carling is required. When back face carling is not required such as in 'line,' 'point,' and 'polygon primitive,' GMDR2[0] must be set to 0.


# 8.2 Data Format

#### 8.2.1 Data format

The supported data formats are 32-bit single-precision floating-point format, 32-bit fixed-point format, integer packed format, and RGB packed format. All internal processing is performed in the floating-point format. For this reason, the integer packed format, fixed-point format, and RGB packed format must be converted to the floating-point format. The processing speeds in these formats are slightly lower than in the 32-bit single-precision floating-point format.

The data format to use is selected by setting the GMDR0 register.


(1) 32-bit single-precision floating-point format



- s: Sign bit (1 bit)
- e: Exponent part (8 bits)
- f: Mantissa (23 bits): '1.f' shows the fraction. '1' is a hidden bit.

The numerical value of the floating-point format becomes  $(-1)^s(1.f)2^{(e-127)}$  (0 < e < 255).

(2) Signed fixed-point format (SFIX16.16)




s: Sign bit (1 bit)

int: Integer (15 bits)

frac: Fraction (16 bits)


(3) Signed integer packed format (SINT16.SINT16)



s: Sign bit (1 bit)


int: Integer (15 bits)

(4) RGB packed format



R, G, B: Color bits (8 bits)

(5) ARGB packed format



A: Alpha bits (8 bits)

R, G, B: Color bits (8 bits)

# 8.3 Setup Engine

### 8.3.1 Setup processing

The vertex data transformed by the geometry engine is transferred to the setup engine. CORAL has a drawing interface that is compatible with the MB86290A. It operates parameters for various slope calculations, etc., with the setup engine. When the obtained parameters are set in the drawing engine, the final drawing processing starts.

# 8.4 Log Output of Device Coordinates

A function is provided to output device coordinates (DC) data obtained by view port conversion to local memory (graphics memory).

### 8.4.1 Log output mode

#### Drawing & log output command

Log output of drawing coordinates (device coordinates) can be performed concurrently with primitive drawing.

Log output can be controlled using the command with log output on/off attribute; log output is performed only when the log output on attribute is specified.

#### Log output dedicated command

When the log output dedicated command is used, log output of the device coordinates can be performed.

### 8.4.2 Log output destination address

The log output destination address is controlled by the device coordinates log pointer. Once set an address, this pointer automatically increment an output address.


# 9 DRAWING PROCESSING

# 9.1 Coordinate System

### 9.1.1 Drawing coordinates


After the calculation of coordinates by the geometry engine, CORAL draws data in the drawing frame in the graphics memory that finally uses the drawing coordinates (device coordinates).

Drawing frame is treated as 2D coordinates with the origin at the top left as shown in the figure below. The maximum coordinates is  $4096 \times 4096$ . Each drawing frame is located in the Graphics Memory by setting the address of the origin and resolution of X direction (size). Although the size of Y direction does not need to be set, Y coordinates which are max. at drawing must not be overlapped with other area. In addition, at drawing, specifying the clip frame (top left and bottom right coordinates) can prevent the drawing of images outside the clip frame.



### 9.1.2 Texture coordinates

Texture coordinate is a 2D coordinate system represented as S and T (S: horizontal, T: vertical). Any integer in a range of -8192 to +8191 can be used as the S and T coordinates. The texture coordinates is correlated to the 2D coordinates of a vertex. One texture pattern can be applied to up to  $4096 \times 4096$  pixels. The pattern size is set in the register. When the S and T coordinates exceed the maximum pattern size, the repeat, cramp or border color option is selected.



### 9.1.3 Frame buffer

For drawing, the following area must be assigned to the Graphics Memory. The frame size (count of pixels on X direction) is common for these areas.

### **Drawing frame**

The results of drawing are stored in the graphical image data area. Both the direct and indirect color mode are applicable.

#### Z buffer

Z buffer is required for eliminating hidden surfaces. In 16 bits mode, 2 bytes and in 8 bits mode, 1 byte are required per 1 pixel.

### Polygon drawing flag buffer

This area is used for polygon drawing. 1bit is required per 1 pixel.

# 9.2 Figure Drawing

# 9.2.1 Drawing primitives

CORAL has a drawing interface that is compatible with the MB86290A graphics controller which does not perform geometry processing. The following types of figure drawing primitives are compatible with the MB86290A.

- Point
- Line
- Triangle
- High-speed 2DLine
- High-speed 2DTriangle
- Polygon

# 9.2.2 Polygon drawing function

An irregular polygon (including concave shape) is drawn by hardware in the following manner:

1. Execute PolygonBegin command.

Initialize polygon drawing hardware.

2. Draw vertices.

Draw outline of polygon and plot all vertices to polygon draw flag buffer using high-speed 2DTriangle primitive.


3. Execute PolygonEnd command.

Copy shape in polygon draw flag buffer to drawing frame and fill shape with color or specified tiling pattern.


# 9.2.3 Drawing parameters

The MB86290A-compatible interface uses the following parameters for drawing:

The triangles (Right triangle and Left triangle) are distinguished according to the locations of three vertices as follows (not used for high-speed 2DTriangle):



The following parameters are required for drawing triangles (for high-speed 2DTriangle, X and Y coordinates of each vertex are specified).



Note: Be careful about the positional relationship between coordinates Xs, XUs, and XLs.

For example, in the above diagram, when a right-hand triangle is drawn using the parameter that shows the coordinates positional relationship Xs (upper edge start Y coordinates) > XUs or Xs (lower edge start Y coordinates) > XLs, the appropriate picture may not be drawn.

Ys	Y coordinates start position of long edge in drawing triangle
Xs	X coordinates start position of long edge corresponding to Ys
XUs	X coordinates start position of upper edge
XLs	X coordinates start position of lower edge
Zs	Z coordinates start position of long edge corresponding to Ys
Rs	R color value of long edge corresponding to Ys
Gs	G color value of long edge corresponding to Ys
Bs	B color value of long edge corresponding to Ys
Ss	S coordinate of textures of long edge corresponding to Ys
Ts	T coordinate of textures of long edge corresponding to Ys
Qs	Q perspective correction value of texture of long edge corresponding to Ys
dXdy	X DDA value of long edge direction
dXUdy	X DDA value of upper edge direction
dXLdy	X DDA value of lower edge direction
dZdy	Z DDA value of long edge direction
dRdy	R DDA value of long edge direction
dGdy	G DDA value of long edge direction
dBdy	B DDA value of long edge direction
dSdy	S DDA value of long edge direction
dTdy	T DDA value of long edge direction
dQdy	Q DDA value of long edge direction
USN	Count of spans of upper triangle
LSN	Count of spans of lower triangle
dZdx	Z DDA value of horizontal direction
dRdx	R DDA value of horizontal direction
dGdx	G DDA value of horizontal direction
dBdx	B DDA value of horizontal direction
dSdx	S DDA value of horizontal direction
dTdx	T DDA value of horizontal direction
dQdx	Q DDA value of horizontal direction

# 9.2.4 Anti-aliasing function

CORAL performs anti-aliasing to make jaggies less noticeable and smooth on line edges. To use this function at the edges of primitives, redraw the primitive edges with anti-alias lines.

( The edge of line is blended with a frame buffer color at that time. Ideally please draw sequentially from father object.)

# 9.3 Bit Map Processing

#### 9.3.1 BLT

A rectangular shape in pixel units can be transferred. There are following types of transfer:

- 1. Transfer from host CPU to Drawing frame memory
- 2. Transfer between Graphics Memories including Drawing frame

Concerning 1 and 2 above, 2-term logic operation is performed between source and destination data and its result can be stored.

Setting a transparent color enables a drawing of a specific pixel with transmission.

If part of the source and destination of the BLT field are physically overlapped in the display frame, the start address (from which vertex the BLT field to be transferred) must be set correctly.

### 9.3.2 Pattern data format

CORAL can handle three bit map data formats: indirect color mode (8 bits/pixel), direct color mode (16 bits/pixel), and binary bit map (1 bit/pixel).

The binary bit map is used for character/font patterns, where foreground color is used for bitmap = 1 pixel, and background color (background color can be set to be transparent by setting) is applied for bitmap = 0 pixels.

# 9.4 Texture Mapping

### 9.4.1 Texture size


CORAL reads texcel corresponding to the specified texture coordinates (S, T), and draws that data at the correlated pixel position of the polygon. For the S and T coordinates, the selectable texture data size is any value in the range from 4 to 4096 pixels represented as an exponent of 2.

#### 9.4.2 Texture color

Drawing of 8-/16-bit direct color is supported for the texture pattern. For drawing 8-bit direct color, only point sampling can be specified for texture interpolation; only de-curl can be specified for the blend mode.

# 9.4.3 Texture lapping

If a negative or larger than the specified texture pattern size is specified as the texture coordinates (S, T), according to the setting, one of these options (repeat, cramp or border) is selected for the 'out-of-range' texture mapping. The mapping image for each case is shown below:



#### Repeat

This just simply masks the upper bits of the applied (S, T) coordinates. When the texture pattern size is  $64 \times 64$  pixels, the lower 6 bits of the integer part of (S, T) coordinates are used for S and T coordinates.

#### Cramp

When the applied (S, T) coordinates is either negative or larger than the specified texture pattern size, cramp the (S, T) coordinate as follows instead of texture:

S<0	S = 0
S > Texture X size – 1	S = Texture X size – 1

#### Border


When the applied (S, T) coordinate is either negative or larger than the specified texture pattern size, the outside of the specified texture pattern is rendered in the 'border' color.

### 9.4.4 Filtering

CORAL supports two texture filtering modes: point filtering, and bi-linear filtering.


### Point filtering

This mode uses the texture pixel specified by the (S, T) coordinates as they are for drawing. The nearest pixel in the texture pattern is chosen according to the calculated (S, T) coordinates.



### Bi-linear filtering

The four nearest pixels specified with (S, T) coordinate are blended according to the distance from specified point and used in drawing.



### 9.4.5 Perspective correction

This function corrects the distortion of the 3D perspective in the texture mapping. For this correction, the 'Q' component of the texture coordinates (Q = 1/W) is set based on the W component of 3D coordinates of the vertex.

When the texture coordinates are large values, the texture may not be drawn correctly when perspective correction is performed. This phenomenon occurs due to the precision limitation of the arithmetical unit for perspective correction. The coordinates for the texture that cannot be drawn normally vary with the value of the Q component; as a guide, when this value, texture coordinates (S, T) is smaller than –2048 or larger than 2048, normal drawing results are less likely to be obtained.

# 9.4.6 Texture blending

CORAL supports the following three blend modes for texture mapping:

#### De-curl

This mode displays the selected texture pixel color regardless of the polygon color.

#### **Modulate**

This mode multiplies the native polygon color  $(C_P)$  and selected texture pixel color  $(C_T)$  and the result is used for drawing. Rendering color is calculated as follows  $(C_O)$ :

$$C_0 = C_T \times C_P$$

#### **Stencil**

This mode selects the display color from the texture color with MSB as a flag.


MSB = 1: Texture color
MSB = 0: Polygon color

### 9.4.7 Bi-linear high-speed mode

Bi-linear filtering is performed at high speed by creating normal texture data in advance with four-pixel redundancy for one pixel.

One pixel requires information of about four pixels, so an area of four times the normal area is used. This data format can only be used only for the bi-linear filtering mode; it cannot be used for the point sampling mode.

The color mode is limited to 16-bit color.



### Normal texture layout (8 \* 8 pixels)

	0				1					6				7			
0	00	01	08	09	01	02	09	10	to	06	07	14	15	07	00	15	08
1	80	09	16	17	09	10	17	18	to	14	15	12	13	15	08	23	16
2	16	17	24	25	17	18	25	26	to	22	23	30	31	23	16	31	24
3	24	25	32	33	25	26	33	34	to	30	31	38	39	31	24	39	32
4	32	33	40	41	33	34	41	42	to	38	39	46	47	39	32	47	40
5	40	41	48	49	41	42	49	50	to	46	47	54	55	47	40	55	48
6	48	49	56	57	49	50	57	58	to	54	55	62	63	55	48	63	56
7	56	57	00	01	57	58	01	02	to	62	63	06	07	63	56	07	00


Texture layout in bi-linear mode (8 ' 8 pixels)

# 9.5 Rendering

### 9.5.1 Tiling

Tiling reads the pixel color from the correlated tiling pattern and maps it onto the polygon. The tiling determines the pixel on the pattern read by pixel coordinates to be drawn, irrespective of position and size of primitive.

The tiling pattern size is limited to within  $64 \times 64$  pixels. (at 16-bit color)



**Example of Tiling** 

# 9.5.2 Alpha blending

Alpha blending blends the drawn in frame buffer to-be-drawn pixel or pixel already according to the alpha value set in the alpha register. This function cannot be used simultaneously with logic operation drawing. It can be used only when the direct color mode (16 bits/pixel) is used. The blended color C is calculated as shown below when the color of the pixel to be drawn is  $C_P$ , the color of frame buffer is  $C_F$ , and the alpha value is A:

$$C = C_P \times A + (1-A) \times C_F$$

The alpha value is specified as 8-bit data. 00h means alpha value 0% and FFh means alpha value 100%. When the texture mapping function is enabled, the following blending modes can be selected:

#### Normal

Blends post texture mapping color with frame buffer color

#### **Stencil**

Uses MSB of texcel color for ON/OFF control:

MSB = 1: Texcel color

MSB = 0: Frame buffer color

#### Stencil alpha

Uses MSB of texcel color for α/OFF control:

MSB = 1: Alpha blend texcel color and current frame buffer color

MSB = 0: Frame buffer color

Note: MSB of frame buffer is drawn MSB of texcel in both stencil and stencil alpha mode.

Therefore in case MSB of texcel is MSB=0, a color of frame buffer is frame buffer, but MSB of frame buffer is set to 0.

# 9.5.3 Logic operation

This mode executes a logic operation between the pixel to be drawn and the one already drawn in frame buffer and its result is drawn. Alpha blending cannot be used when this function is specified.

Туре	ID	Operation	Туре	ID	Operation
CLEAR	0000	0	AND	0001	S&D
COPY	0011	S	OR	0111	S D
NOP	0101	D	NAND	1110	! (S & D)
SET	1111	1	NOR	1000	! (S   D)
COPY INVERTED	1100	!S	XOR	0110	S xor D
INVERT	1010	!D	EQUIV	1001	! (S xor D)
AND REVERSE	0010	S & !D	AND INVERTED	0100	!S & D
OR REVERSE	1011	S !D	OR INVERTED	1101	!S D

### 9.5.4 Hidden plane management

CORAL supports the Z buffer for hidden plane management.

This function compares the Z value of a new pixel to be drawn and the existing Z value in the Z buffer. Display/not display is switched according to the Z-compare mode setting. Define the Z-buffer access options in the ZWRITEMASK mode.

The Z compare operation type is determined by the Z compare mode.

Either 16 or 8 bits can be selected for the Z-value.

ZWRITEMASK	1	Compare Z values, no Z value write overwrite
ZWKITEMAOK	0	Compare Z values, Z value write

Z Compare mode	Code	Condition
NEVER	000	Never draw
ALWAYS	001	Always draw
LESS	010	Draw if pixel Z value < current Z buffer value
LEQUAL	011	Draw if pixel Z value ≤ current Z buffer value
EQUAL	100	Draw if pixel Z value = current Z buffer value
GEQUAL	101	Draw if pixel Z value ≥ current Z buffer value
GREATER	110	Draw if pixel Z value > current Z buffer value
NOTEQUAL	111	Draw if pixel Z value! = current Z buffer value

# 9.6 Drawing Attributes

### 9.6.1 Line drawing attributes

In drawing lines, the following attributes apply:

### **Line Drawing Attributes**

Drawing Attribute	Description
Line width	Line width selectable in range of 1 to 32 pixels
Broken line	Specify broken line pattern in 32-bit data
Anti-alias	Line edge smoothed when anti-aliasing enabled

### 9.6.2 Triangle drawing attributes

In drawing triangles, the following attributes apply (these attributes are disabled in high-speed 2DTriangle). Texture mapping and tiling have separated texture attributes:

#### **Triangle Drawing Attributes**

Drawing Attribute	Description
Shading	Gouraud shading or flat shading selectable. In case of indirect color mode, gray scale gouraud shading is possible.
Alpha blending	Set alpha blending enable/disable per polygon
Alpha blending coefficient	Set color blending ratio of alpha blending

#### How to set gray scale gouraud shading

- 1. Set Frustum bit of GMDR0 register to 0.
- 2. Set identity matrix.
- 3. Set MDR2 register to the below.

SM bit = 1, ZC bit = 0, ZW bit = 0, BM bit = 00, TT bit = 00

- 4. Set GG bit of MDR7 register to 1.
- 5. Execute drawing by same method as a direct color gouraud shading object.
  - Note: Please don't use G\_BeginE command.
    - Please don't use floating data format in G\_Vertex command.
    - R (red) parameter is used as a color parameter.
- 6. Set GG bit of MDR7 register to 0 after rendering.

# 9.6.3 Texture attributes

In texture mapping, the following attributes apply:

### **Texture Attributes**

Drawing Attribute	Description
Texture mode	Select either texture mapping or tiling
Texture memory mode	Select either internal texture buffer or external Graphics Memory to use in texture mapping
Texture filter	Select either point sampling or bi-linear filtering
Texture coordinates correction	Select either linear or perspective correction
Texture wrap	Select either repeat or cramp of texture pattern
Texture blend mode	Select either decal or modulate
Bi-linear high-speed mode	Texture data is created in a dedicated format to perform high-speed bi-linear filtering.

# 9.6.4 BLT attributes

In BLT drawing, the following attributes apply:

#### **BLT Attributes**

Drawing Attribute	Description
Logic operation mode	Specify two source logic operation mode
Transparency mode	Set transparent copy mode and transparent color
Alpha map mode	Blend a color according to alpha map

# 9.6.5 Character pattern drawing attributes


### **Character Pattern Drawing**


Drawing Attribute	Description
Character pattern enlarge/shrink	$2 \times 2, \times 2$ horizontal, $1/2 \times 1/2, \times 1/2$ horizontal
Character pattern color	Set character color and background color
Transparency/non-transparency	Set background color to transparency/non-transparency

# 9.7 Bold Line

# 9.7.1 Starting and ending points


- In the CREMSON bold line mode, the starting and ending points are vertical to the principal axis.
- In the CORAL bold line mode, the starting and ending points are vertical to the theoretical line.
- Caution: CORAL bold line is generated by different algorithm. Thus drawing position is little bit different from other primitive.





# 9.7.2 Broken line pattern


- The broken line pattern vertical to the theoretical line (the CORAL broken line pattern) is supported.
- In the CREMSON bold line mode, lines can be drawn using the broken line pattern vertical to the CREMSON-compatible principal axis (the CREMSON broken line pattern), and can also be drawn using the CORAL broken line pattern.
- In the CORAL bold line mode, only the CORAL broken line pattern is supported.




#### Interpolation of broken line pattern

Two types of interpolation modes are supported:


- No interpolation mode: Interpolation is not performed.
- Broken line pattern reference address fix mode: The same broken line pattern is referenced for several pixels before and after the joint of the bold line. Any pixel count can be set by the user.






# 9.7.3 Edging

- The edging line is supported.
- The line body and edging section can have depth information (Z offset). This mechanics makes it possible to easily represent a good connection of the overlaid part of the edging line. For example, when the line body depth information and edging section depth information are the same, the drawing result of the edging line is like the intersection shown in the figure below. Also, when the line body depth information and edging section depth information are different, the drawing result of the edging line is like the solid intersection shown in the figure below.



# 9.7.4 Interpolation of bold line joint

- In the bold line joint interpolation mode, the bold line joint is interpolated using a triangle as shown in the figure below.
- The edging line joint is also interpolated using a triangle, but the said depth information makes it possible to represent a good connection as shown in the figure below.
- Caution: Sometime joint shape looks not perfect. ( using approximate calculation)



# 9.8 Shadowing

# 9.8.1 Shadowing

The Coral supports a shadow primitive which is same shape as a body.


A shadow is drawn in a position shifted for a device coordinate(X, Y) by setting the OverlapXY command. And by setting the OverlapZ, it is possible to control a drawing result to avoid twice rendering in alpha blend or logical calculation.

#### - Line

Two shadow lines are drawn in a line shadowing. One is a shadow line and another is a shadow composition line. A shadow composition line is used for avoiding an overlap with body line. And drawing priority can be set for rendering performance or anti-aliasing.

### - Triangle and polygon

A shadow primitive are drawn in a triangle and polygon shadowing. Drawing priority is fixed as a body primitive is first.



# 10 DISPLAY LIST

# 10.1 Overview

Display list is a set of display list commands, parameters and pattern data. All display list commands stored in a display list are executed consequently.

The display list is transferred to the display list FIFO by one of the following methods:

- Write to display FIFO by CPU
- Transfer from main memory to display FIFO by external DMA
- Transfer from graphics memory to display FIFO by register setting

Display list Command-1
Data 1-1
Data 1-2
Data 1-3
Display list Command-2
Data 2-1
Data 2-2
Data 2-3

**Display List** 

#### 10.1.1 Header format

The format of the display list header is shown below.

#### **Format List**

Format	31				2	423					1	6 15												0
Format 1	Туре			Reserved					Reserved															
Format 2	Type				Count					Address														
Format 3	Type				Reserved					Reserved						٧	ertex/							
Format 4	Туре			Reserved					Reserved Flag						٧	ertex/								
Format 5	Type			Command				Reserved																
Format 6	Туре			Command				Count																
Format 7	Туре				Command					Reserved					٧	ertex/								
Format 8	Type			Command				Reserved F					Flag	V	ertex/									
Format 9	Type			Reserved				Reserved Flag																
Format 10	Type		Reserved				Count																	
Format 11	Туре				Reserved				Reserved															
1 Offilat 11					•		•				С	ount												Ī

#### **Description of Each Field**

Туре	Display list type
Command	Command
Count	Count of data excluding header
Address	Address value used at data transfer
Vertex	Vertex number
Flag	Attribute flag peculiar to display list command

### **Vertex Number Specified in Vertex Code**

Vertex	Vertex number (Line)	Vertex number (Triangle)
00	V0	V0
01	V1	V1
10	Setting prohibited	V2
11	Setting prohibited	Setting prohibited

### 10.1.2 Parameter format

The parameter format of the geometry command depends on the value set in the D field of GMDR0. When the D field is "00", all parameters are handled in the floating-point format. When the D field is "01", colors are handled as the packed RGB format, and others are handled as the fixed-point format. When the D field is "11", XY is handled as the packed integer format, colors are handled as the packed RGB format, and others are handled as the fixed-point format.

In the following text, the floating-point format is suffixed by .float, the fixed point format is suffixed by .fixed, and the integer format is suffixed by .int. Set GMDR0 properly to match parameter suffixes.

Rendering command parameters conform to the MB86290A data format.

# 10.2 Geometry Commands

# 10.2.1 Geometry command list

CORAL geometry commands and each command code are shown in the table below.

Туре	Command	Description
G_Nop	_	No operation
G_Begin	See <b>Geometry</b> command code table.	Specifies primitive type and pre-processes
G_BeginCont	_	Specifies primitive type (vertex processing in same mode as previous mode)
G_BeginE	See <b>Geometry</b> command code table.	Specifies primitive type and pre-processes This command is used at execution of the CORAL
		extended function.
G_BeginECont	_	Specifies primitive type (vertex processing in same mode as previous mode)
		This command is used at execution of the CORAL extended function.
G_End	_	Ends primitive
		This command is used at execution of G_Begin or G_BeginCont
G_EndE	_	Ends primitive
		This command is used at execution of G_BeginE or G_BeginECont.
G_Vertex	_	Sets vertex parameter and draws
G_VertexLOG	_	Sets vertex parameter and draws
		Outputs device coordinates
G_VertexNopLOG	_	Only outputs device coordinates
G_Init	_	Initialize geometry engine
G_Viewport	_	Scale to screen coordinates (X, Y) and set origin offset
G_DepthRange	_	Scale to screen coordinates (Z) and set origin offset
G_LoadMatirix	_	Load geometric transformation matrix
G_ViewVolumeXYClip	_	Set boundary value (X, Y) of view volume clip
G_ViewVolumeZClip	_	Set boundary value (Z) of view volume clip
G_ViewVolumeWClip	_	Set boundary value (W) of view volume clip
OverlapXYOfft	See <b>Command table</b> .	Sets XY offset at shading
OverlapZOfft	See <b>Command table</b> .	Sets Z offset of shade primitive; sets Z offset of edge primitive; sets Z offset of interpolation primitive at 2D drawing with top-left non-applicable
DC_LogOutAddr	_	Sets starting address of device coordinates output
SetModeRegister	See Command table.	Sets drawing extended mode register
SetGModeRegister	See Command table.	Sets geometry extended mode register
SetColorRegister	See Command table.	Sets body color, shade color, and edge color
SetLVertex2i	_	Pass through high-speed 2DLine drawing register
SetLVertex2iP	_	Pass through high-speed 2DLine drawing register

# Type code table

Туре	Code
G_Nop	0010_0000
G_Begin	0010_0001
G_BeginCont	0010_0010
G_End	0010_0011
G_Vertex	0011_0000
G_VertexLOG	0011_0010
G_VertexNopLOG	0011_0011
G_Init	0100_0000
G_Viewport	0100_0001
G_DepthRange	0100_0010
G_LoadMatirix	0100_0011
G_ViewVolumeXYClip	0100_0100
G_ViewVolumeZClip	0100_0101
G_ViewVolumeWClip	0100_0110
SetLVertex2i	0111_0010
SetLVertex2iP	0111_0011
SetModeRegister	1100_0000
SetGModeRegister	1100_0001
OverlapXY0fft	1100_1000
OverlapZ0fft	1100_1001
DC_LogOutAddr	1100_1100
SetColorRegister	1100_1110
G_BeginE	1110_0001
G_BeginContE	1110_0010
G_EndE	1110_0011

### Geometry command code table

### (1) Integer setup type

In setup processing, "XY" is calculated in the integer format and other parameters are calculated in the floating-point format.

Command	Code
Points.int	0001_0000
Lines.int	0001_0001
Polygon.int	0001_0010
Triangles.int	0001_0011
Line_Strip.int	0001_0101
Triangle_Strip.int	0001_0111
Triangle_Fan.int	0001_1000

# (2) "Unclipped" integer setup type

This command does not clip the view volume.

Only "XY" is enabled as the input parameter.

In setup processing, "XY" is calculated in the integer format.

The screen projection (GMDR0[0]=1) performed using this command is not assured.

Command	Code
nclip_Points.int	0011_0000
nclip_Lines.int	0011_0001
nclip_Polygon.int	0011_0010
nclip_Triangles.int	0011_0011
nclip_Line_Strip.int	0011_0101
nclip_Triangle_Strip.int	0011_0111
nclip_Triangle_Fan.int	0011_1000

# 10.2.2 Explanation of geometry commands

### **G\_Nop (Format 1)**

31		23 16	15	)
	G_Nop	Reserved	Reserved	

No operation

### G\_Init (Format 1)

31	24	23 16	0
	G_Init	Reserved	Reserved

The G\_Init command initializes geometry engine. Execute this command before processing.

### **G\_End (Format 1)**

3		123	15 0
	G_End	Reserved	Reserved

The **G\_End** command ends one primitive. The **G\_Vertex** command must be specified between the **G\_Begin** or **G\_BeginCont** command and **G\_End** command.

#### **G\_Begin (Format 5)**

3	1 29	23	16 15		0
	G_Begin	Command		Reserved	

The **G\_Begin** command sets types of primitive for geometry processing and drawing. A vertex is set and drawn by the **G\_Vertex** command. The **G\_Vertex** command must be specified between the **G\_Begin** or **G\_BeginCont** command and **G\_End** command.

#### Command:

Points\* Handles primitive as point

Lines\* Handles primitive as independent line

Polygon\* Handles primitive as polygon

Triangles\* Handles primitive as independent triangle

Line\_Strip\* Handles primitive as line strip

Triangle\_Strip\* Handles primitive as triangle strip

Triangle\_Fan\* Handles primitive as triangle fan

Usable combinations of GMDR0 mode setting and primitives are as follows:

#### Unclipped primitives (nclip\*)

(ST,Z,C)	Point	Line	Triangle	Polygon
(0,0,0)	0	0	0	0
Other than above	,	,	,	,

#### Primitives other than unclipped primitives

(ST,Z,C)	Point	Line	Triangle	Polygon
(0,0,0)	0	0	0	0
(0,0,1)	•	•	0	,
(0,1,0)	(*1)	0	0	,
(0,1,1)	•	•	0	,
(1,x,x)	,	,	0	,

<sup>\*1:</sup> Please use a geometry lines which coordinates set to same value. And set GMDR1/GMDR1E to "End point drawn" and set MDR1 to "Z compare enable", "solid", "1 pixel line width".

#### **G\_BeginCont (Format 1)**

31	24	23	16 15		0
	G_BeginCont	Reserved		Reserved	

When the primitive type set by the **G\_Begin** command the last time and drawing mode are not changed, the **G\_BeginCont** command is used instead of the **G\_Begin** command. The **G\_BeginCont** command is processed faster than the **G\_Begin** command.

The packet that can be set between the **G\_End** packet set just before and the **G\_BeginCont** packet is only 'foreground color setting by the SetRegister packet.' The **G\_Vertex** command must be specified between the **G\_Begin** or **G\_BeginCont** command and **G\_End** command. No primitive type need be specified in the **G\_BeginCont** command.

#### **G\_BeginE** (Format 5)

31	24 23	16 15	0
G_Begin	Command	Reserved	

This is the extended **G** Begin command.

When using the following functions, this command must be executed instead of G\_Begin.

· Mode register

MDR1S/MDR1B/MDR1TL/MDR2S/MDR2TL/GMDR1E/GMDR2E

- Polygon with Z or texture mapping
- · Log output of device coordinates

G\_VertexLOG/G\_VertexNopLOG

The **G\_BeginE** command sets types of primitive for geometry processing and drawing. Vertex setting/drawing using the above extended function is performed using the **G\_Vertex\*** command. The **G\_Vertex\*** command must be set between the **G\_BeginE** command (or the **G\_BeginECont** command) and the **G\_EndE** command.

#### Command:

Points\* Handles primitive as point

Lines\* Handles primitive as independent line

Interpolation of the joint and broken line pattern is not supported.

Polygon\* Handles primitive as polygon

Triangles\* Handles primitive as independent triangle

Line\_Strip\* Handles primitive as line strip

Triangle\_Strip\* Handles primitive as triangle strip

Triangle\_Fan\* Handles primitive as triangle fan

Usable combinations of GMDR0 mode setting and primitives are as follows:

Unclipped primitives (nclip\*)

(ST,Z,C)	Point	Line	Triangle	Polygon
(0,0,0)	0	0	0	0
Other than above	•	•	•	,

#### Primitives other than unclipped primitives

(ST,Z,C)	Point	Line	Triangle	Polygon(*2)
(0,0,0)	0	0	0	0
(0,0,1)	•	•	0	•
(0,1,0)	(*3)	0	0	0
(0,1,1)	•	•	0	,
(1,x,x)	,	,	0	O (*1)

<sup>\*1:</sup> Shading is not assured.

<sup>\*2:</sup> In case of drawing polygon with Z,ST=1, the algorithm is approximate calculation. The triangle algorithm is more accurate.

#### FUJITSU LIMITED PRELIMINARY and CONFIDENTIAL

Please use a geometry lines which coordinates set to same value. And set \*3: GMDR1/GMDR1E to "End point drawn" and set MDR1 to "Z compare enable", "solid", "1 pixel line width".

# FUJITSU LIMITED PRELIMINARY and CONFIDENTIAL

#### **G\_BeginECont** (Format 1)

31	24	23 16	315 0	
	G_BeginCont	Reserved	Reserved	1

When the primitive type set by the **G\_BeginE** command the last time and drawing mode are not changed, the **G\_BeginECont** command is used instead of the **G\_BeginE** command. The **G\_BeginECont** command is processed faster than the **G\_BeginE** command.

The packet that can be set between the **G\_End** packet set just before and the **G\_BeginCont** packet is only 'foreground color setting by the SetRegister packet.' The **G\_Vertex** command must be specified between the **G\_BeginCont** command and **G\_End** command. No primitive type need be specified in the **G\_BeginCont** command.

#### **G\_Vertex/G\_VertexLOG/G\_VertexNopLOG (Format 1)**

When data format is floating-point format

31	24	23 16	315	0
	G_Vertex	Reserved		Reserved
		X.:	loat	
		Y.:	float	
		Z.1	loat	
		R.:	loat	
		G.	float	
		В.:	float	
		S.	float	
		T.1	loat	

When data format is fixed-point format

31	24	23 16	15	0	
	G_Vertex	Reserved	Re	eserved	
	X.fixed				
		Y.f	xed		
	Z.fixed				
		R.int	G.int	B.int	
	S.fixed				
	T.fixed				

When data format is packed integer format

31	24	23 16	15	0	
	G_Vertex	Reserved	Res	erved	
	Y.	int	χ	(.int	
	Z.fixed				
		R.ing	G.int	B.int	
	S.fixed				
	T.fixed				

The **G\_Vertex** command sets vertex parameters and processes and draws the geometry of the primitive specified by the **G Begin**\* command. Note the following when using this command:

- Required parameters depend on the setting of the *GMDR0* register. Proper values must be set as the mode values of the *MDR0* to *MDR4* registers to be finally reflected at drawing. That is, when "Z" comparison is made (ZC bit of MDR1 or MDR2 = 1), the Z bit of the GMDR0 register must be set to 1. When Gouraud shading is performed (SM bit of MDR2 = 1), the C bit of the GMDR0 register must be set to 1. When texture mapping is performed (TT bits of MDR2 = 10), the ST bit of the GMDR0 register must be set to 1.
- When the Z bit of the GMDR0 register is 0, input "Z" (Zoc) is treated as "0".
- Use values normalized to 0 and 1 as texture coordinates (S, T).
- When the color RGB is floating-point format, use values normalized to 0 and 1 as the 8-bit color value. For the packed RGB, use the 8-bit color value directly.
- The GMDR1 register is valid only for line drawing; it is ignored in primitives other than line.
- The GMDR2 register matters only when a triangle (excluding a polygon) is drawn. At primitives other than triangle, set "0".
- The use of both G\_BeginE(G\_BeginEcont) to G\_EndE, and G\_VertexLOG/NopLOG is not assured.
- G VertexNopLOG, except for the primitive as point is not assured.

• A vertex data is processed at every time. For example, the Coral draws interpolation of bold line joint, edging line, shadows at every vertices.

#### **G\_Viewport (Format 1)**

31	24	23 16	15	0	
	G_Viewport	Reserved	Reserved		
	X_Scaling.float/fixed				
	X_Offset.float/fixed				
	Y_Scaling.float/fixed				
	Y_Offset.float/fixed				

The **G\_Viewport** command sets the "X,Y" scale/offset value used when normalized device coordinates (NDC) is transformed into device coordinates (DC).

#### **G\_DepthRange** (Format 1)

31 24	123 16	315
G_DepthRange	Reserved	Reserved
Z_Scaling.float/f		.float/fixed
Z_Offset.float/fixed		

The **G\_DepthRange** command sets the "Z" scale/offset value used when an NDC is transformed into a DC.

# **G\_LoadMatrix** (Format 1)

31 24	23 16	15	0
G_LoadMatrix	Reserved	Reserved	
	Matrix_a0	float/fixed	
	Matrix_a1	float/fixed	
	Matrix_a2	float/fixed	
	Matrix_a3	float/fixed	
	Matrix_b0	float/fixed	
	Matrix_b1	float/fixed	
	Matrix_b2	float/fixed	
	Matrix_b3	float/fixed	
	Matrix_c0	float/fixed	
	Matrix_c1	float/fixed	
	Matrix_c2	float/fixed	
	Matrix_c3	float/fixed	
	Matrix_d0	float/fixed	
	Matrix_d1	float/fixed	
Matrix_d		float/fixed	
	Matrix_d3	float/fixed	

The **G\_LoadMatrix** command sets the transformation matrix used when object coordinates (OC) is transformed into clip coordinates (CC).

## **G\_ViewVolumeXYClip (Format 1)**

31 242	23 16	15 0	
G_ViewVolumeXYClip	Reserved	Reserved	
XMIN.float/fixed			
XMAX.float/fixed		oat/fixed	
YMIN.float/fixed		pat/fixed	
	YMAX.float/fixed		

The **G\_ViewVolumeXYClip** command sets the X,Y coordinates of the clip boundary value in view volume clipping.

# **G\_ViewVolumeZClip (Format 1)**

31 24	23 16	15 0
G_ViewVolumeZClip	Reserved	Reserved
ZMIN.flo		pat/fixed
ZMAX.float/fixed		

The **G\_ViewVolumeZClip** command sets the Z coordinates of the clip boundary value in view volume clipping.

## **G\_ViewVolumeWClip (Format 1)**

31	24 23	16 15	0
G_ViewVolumeWCl	ip Reserved	Reserved	
WMIN.float/fixed			

The **G\_ViewVolumeWClip** command sets the W coordinates of the clip boundary value in view volume clipping (minimum value only).

#### OverlapXYOfft (Format5)

31	24 23 16		15 0
	OverlapXYOfft	Command	Reserved
	Y Offset		X Offset

The **OverlapXYOfft** command sets the XY offset of the shade primitive relative to the body primitive at shading drawing. Shadow shape is same as body.

#### Command:

Command Code Explanation

ShadowXY 0000\_0000 ShadowXY command sets the XY offset of the shade

primitive relative to the body primitive.


ShadowXYcomposition 0000\_0001 ShadowXYcomposition command sets the XY offset of

the shade synthetic primitive relative to the body

primitive.

It command synthesizes a shade from the relationship between the XY offset set using ShadowXY and this XY offset. This command is enabled for only lines.

#### OverlapZOfft (Format5)



Note: When MDR0 ZP = 1, only lower 8 bits are enabled.

31	24	. 23	16 15	0
	OverlapZOfft	Packed_ONBS	Res	erved
	S_Z Offset	B_Z Offset	N_Z Offset	O_Z Offset

The **OverlapZOfft** command sets the Z offset of the shade primitive relative to the body primitive, sets the Z-offset of the edge primitive relative to the body primitive, and sets the Z offset of the interpolation primitive relative to the body primitive, with the top-left rule non-applicable in effect.

At this time, the following relationship must be satisfied when, for example, GREATER is specified for the Z value comparison mode:

Body primitive > Top-left rule non-applicable interpolation primitive

> Edge primitive > Shade primitive

#### Command:

Command	Code	Explanation
Origin	0000_0000	Origin command sets the Z offset of the body primitive. When drawing one primitive below the other primitive (for example, when drawing a solid intersection), this Z offset is changed. When drawing an ordinary intersection, set the same Z offset as other primitives.
NonTopLeft	0000_0001	NonTopLeft command sets the Z offset of the interpolation primitive, with the top-left non-applicable.
Border	0000_0010	Border command sets the Z offset of the edge primitive.
Shadow	0000_0011	Shadow command sets the Z offset of the shade primitive.
Packed_ONBS	0000_0111	Packed_ONBS command sets the above four types of Z offsets.

## DC\_LogOutAddr (Format5)

31		24 23		16 15		0
	OverlapXYOfft		Command		Reserved	
	000000			Log(	DutAddr	

The DC\_LogOutAddr command sets the starting address of the log output destination of the device coordinates.

#### SetModeRegister (Format5)


31	24	23 16	15 0
	SetModeRegister	Command	Reserved
	MDR1*/MDR2*		

The **SetModeRegister** command sets the mode register for shade primitive, for edge primitive, and for top-left non-applicable primitive. At drawing of these primitives, also set the mode register (MDR1/MDR2) for the body primitive, using this packet.

#### Command:

Command	Code	Explanation
MDR1	0000_0000	MDR1 command sets MDR1 for the body primitive.
MDR1S	0000_0010	MDR1S command sets MDR1 for the shade primitive.
MDR1B	0000_0100	MDR1B command sets MDR1 for the edge primitive.
MDR2	0000_0001	MDR2 command sets MDR2 for the body primitive.
MDR2S	0000_0011	MDR2S command sets MDR2 for the shade primitive.
MDR2LT	0000_0111	MDR2LT command sets MDR2 for the top-left non-applicable primitive.

#### SetGModeRegister (Format5)



The **SetGModeRegister** command sets the geometry extended mode register.

#### Command:

Command	Code	Explanation
GMDR1E	0001_0000	GMDR1E command sets GMDR1E and at the same time, updates GMDR1.
GMDR2E	0010_0000	GMDR2E command sets GMDR2E and at the same time, updates GMDR2

## SetColorRegister (Format5)

31	24	23 16	15 0
	SetColorRegister	Command	Reserved
FGC8/16/24			/16/24

The **SetColorRegister** command sets the foreground color and background color of the body primitive, shade primitive, and edge primitive.

#### Commands:

Command	Code	Explanation
ForeColor	0000_0000	ForeColor command sets the foreground color for the body primitive.
BackColor	0000_0001	BackColor command sets the background color for the body primitive.
ForeColorShadow	0000_0010	ForeColorShadow command sets the foreground color for the shade primitive.
BackColorShadow	0000_0011	BackColorShadow command sets the background color for the shade primitive.
ForeColorBorder	0000_0100	ForeColorBorder command sets the foreground color for the edge primitive.
BackColorBorder	0000_0101	BackColorBorder command sets the background color for the edge primitive.

### SetRegister (Format 2)

31	24 23		16 15	0
SetRegiste	r	Count	Address	
	(Val 0)			
(Val 1)				
	•••			
	(Val n)			

The **SetRegister** command is upper compatible with CREMSON **SetRegister**. It can specify the address of a register in the geometry engine.

#### SetLVertex2i (Format 1)

31	24	23	615	0
	SetLVertex2i	Reserved	Reserved	
	LX0dc			
		L	Y0dc	

The SetLVertex2i command issues the **SetRegister\_LXOdc/LYOdc** command (MB86290A command to set starting vertex at line drawing) in the geometry FIFO interface. This performs processing faster than when the **SetRegister\_LXOdc/LYOdc** command is input directly to the geometry FIFO.

# SetLVertex2iP (Format 1)

31	24	23 16	0
	SetLVertex2iP	Reserved	Reserved
	LY0dc		LX0dc

The **SetLVertex2iP** command supports packed XY of SetLVertex21.

# 10.3 Rendering Command

# 10.3.1 Command list

The following table lists CORAL rendering commands and their command codes.

Туре	Command	Description
Nop	_	No operation
Interrupt	_	Interrupt request to host CPU
Sync	_	Synchronization with events
SetRegister	_	Sets data to register
	Normal	Sets data to high-speed 2DTriangle vertex register
SetVertex2i	PolygonBegin	Initializes border rectangle calculation of multiple vertices random shape
Draw	PolygonEnd	Clears polygon flag after drawing polygon
Diaw	Flush_FB/Z	Flushes drawing pipelines
DrawPixel	Pixel	Draws point
DrawPixelZ	PixelZ	Draws point with Z
	Xvector	Draws line (principal axis X)
DrawLine	Yvector	Draws line (principal axis Y)
DiawLine	AntiXvector	Draws line with anti-alias option (principal axis X)
	AntiYvector	Draws line with anti-alias option (principal axis Y)
DrawLine2i	ZeroVector	Draws high-speed 2DLine (with vertex 0 as starting point)
DrawLine2iP	OneVector	Draws high-speed 2DLine (with vertex 1 as starting point)
DrawTran	TrapRight	Draws right triangle
DrawTrap	TrapLeft	Draws left triangle
DrawVertex2i	TriangleFan	Draws high-speed 2DTriangle
DrawVertex2iP	FlagTriangleFan	Draws high-speed 2DTriangle for multiple vertices random shape
	BltFill	Draws rectangle with single color
DrawRectP	ClearPolyFlag	Clears polygon flag buffer
	BltDraw	Draws Blt (16-bit)
DrawBitmapP	Bitmap	Draws binary bit map (character)
DrawBitmapLargeP	BltDraw	Draws Blt (32-bit)
	TopLeft	Blt transfer from top left coordinates
BltCopyP	TopRight	Blt transfer from top right coordinates
BltCopy-	BottomLeft	Blt transfer from bottom left coordinates
AlternateP	BottomRight	Blt transfer from bottom right coordinates
	LoadTexture	Loads texture pattern
LoadTextureP	LoadTILE	Loads tile pattern
	LoadTexture	Loads texture pattern from local memory
BltTextureP	LoadTILE	Loads tile pattern from local memory

# FUJITSU LIMITED PRELIMINARY and CONFIDENTIAL

BltCopyAlt-	Alpha blending is supported (see the alpha map).
AlphaBlendP	BltCopyAlternateP

# **Type Code Table**

Туре	Code
DrawPixel	0000_0000
DrawPixelZ	0000_0001
DrawLine	0000_0010
DrawLine2i	0000_0011
DrawLine2iP	0000_0100
DrawTrap	0000_0101
DrawVertex2i	0000_0110
DrawVertex2iP	0000_0111
DrawRectP	0000_1001
DrawBitmapP	0000_1011
BitCopyP	0000_1101
BitCopyAlternateP	0000_1111
LoadTextureP	0001_0001
BltTextureP	0001_0011
BltCopyAltAlphaBlendP	0001_1111
SetVertex2i	0111_0000
SetVertex2iP	0111_0001
Draw	1111_0000
SetRegister	1111_0001
Sync	1111_1100
Interrupt	1111_1101
Nop	1111_1111

# **Command Code Table (1)**

Command	Code
Pixel	000_00000
PixelZ	000_00001
Xvector	001_00000
Yvector	001_00001
XvectorNoEnd	001_00010
YvectorNoEnd	001_00011
XvectorBlpClear	001_00100
YvectorBlpClear	001_00101
XvectorNoEndBlpClear	001_00110
YvectorNoEndBlpClear	001_00111
AntiXvector	001_01000
AntiYvector	001_01001
AntiXvectorNoEnd	001_01010
AntiYvectorNoEnd	001_01011
AntiXvectorBlpClear	001_01100
AntiYvectorBlpClear	001_01101
AntiXvectorNoEndBlpClear	001_01110
AntiYvectorNoEndBlpClear	001_01111
ZeroVector	001_10000
Onevector	001_10001
ZeroVectorNoEnd	001_10010
OnevectorNoEnd	001_10011
ZeroVectorBlpClear	001_10100
OnevectorBlpClear	001_10101
ZeroVectorNoEndBlpClear	001_10110
OnevectorNoEndBlpClear	001_10111
AntiZeroVector	001_11000
AntiOnevector	001_11001
AntiZeroVectorNoEnd	001_11010
AntiOnevectorNoEnd	001_11011
AntiZeroVectorBlpClear	001_11100
AntiOnevectorBlpClear	001_11101
AntiZeroVectorNoEndBlpClear	001_11110
AntiOnevectorNoEndBlpClear	001_11111


# **Command Code Table (2)**

Command	Code
BltFill	010_00001
BltDraw	010_00010
Bitmap	010_00011
TopLeft	010_00100
TopRight	010_00101
BottomLeft	010_00110
BottomRight	010_00111
LoadTexture	010_01000
LoadTILE	010_01001
TrapRight	011_00000
TrapLeft	011_00001
TriangleFan	011_00010
FlagTriangleFan	011_00011
Flush_FB	110_00001
Flush_Z	110_00010
PolygonBegin	111_00000
PolygonEnd	111_00001
ClearPolyFlag	111_00010
Normal	111_11111

# 10.3.2 Details of rendering commands

All parameters belonging to their command are stored in relevant registers. The definition of each parameter is explained in the section of each command.

# Nop (Format1)



No operation

#### Interrupt (Format1)

31	24	23 16	\$15
	Interrupt	Reserved	Reserved

The Interrupt command generates interrupt request to host CPU.

# Sync (Format9)

;		23 16	15	4	0
	Sleep	Reserved	Reserved	flag	

The Sync command suspends all subsequent display list processing until event set in flag detected.

Flag:

Bit number	4	3	2	1	0
Bit field name	Reserved	Reserved	Reserved	Reserved	VBLANK

Bit 0 VBLANK

VBLANK Synchronization

0 No operation

1 Wait for VSYNC detection

#### SetRegister (Format2)

31	24	23 16	15 0
S	SetRegister	Count	Address
	(Val 0)		
		(Va	l 1)
	(Val n)		

The **SetRegister** command sets data to sequential registers.

Count: Data word count (in double-word unit)

Address: Register address

Set the value of the address for **SetRegister** given in the register list. When transferring two or more data, set the starting register address.

#### SetVertex2i (Format8)

31	24	123 16	15	4 3 2	1 0
	SetVertex2i	Command	Reserved	flag	vertex
Xdc					
	Υ	'dc			

The **SetVertex2i** command sets vertices data for high-speed 2DLine or high-speed 2DTriangle to registers.

#### Commands:

Normal Sets vertex data (X, Y).

PolygonBegin Starts calculation of circumscribed rectangle for random shape to be

drawn. Calculate vertices of rectangle including all vertices of random shape defined between *PolygonBegin* and *PolygonEnd*.

Flag: Not used

#### SetVertex2iP (Format8)

31	24	23 16	15	4 3 2	1 0
	SetVertex2i	Command	Reserved	flag	vertex
	Y	dc	Xdc		

The **SetVertex2iP** command sets vertices data for high-speed 2DLine or high-speed 2DTriangle to registers.

Only the integer (packed format) can be used to specify these vertices.

#### Commands:

Normal Sets vertices data.

PolygonBegin Starts calculation of circumscribed rectangle of random shape to be

drawn. Calculate vertices of rectangle including all vertices of random shape defined between *PolygonBegin* and *PolygonEnd*.

Flag: Not used

#### Draw (Format5)

31	24	23	16 15		0
	Draw	Command		Reserved	

The **Draw** command executes drawing command. All parameters required for drawing command execution must be set at their appropriate registers.

#### Commands:

PolygonEnd Draws polygon end.

Fills random shape with color according to flags generated by

FlagTriangleFan command and information of circumscribed rectangle

generated by PolygonBegin command.

Flush\_FB Flushes drawing data in the drawing pipeline into the graphics memory.

Place this command at the end of the display list.

Flush\_Z Flushes Z value data in the drawing pipeline into the graphics memory.

When using the Z buffer, place this command together with the Flush\_FB

command at the end of the display list.

#### **DrawPixel (Format5)**

31	24	23 16	0
	DeawPixel	Command	Reserved
	P)	Xs .	
	P,	Ýs	

The *DrawPixel* command draws pixel.

Command:

Pixel Draws pixel without Z value.

#### **DrawPixeIZ (Format5)**

31	24	23 1	615 0
	DeawPixel	Command	Reserved
	PXs		
	PYs		
	PZs		

The *DrawPixelZ* command draws pixel with Z value.

Command:

PixelZ Draws pixel with Z value.

# **DrawLine (Format5)**

31	24	23 1	6 15	0
	DrawLine	Command	Reserved	
	LPN			
	LXs			
	LXde			
	LYs			
		L	Yde	

The *DrawLine* command draws line. It starts drawing after setting all parameters at line draw registers.

# Commands:

ands:	
Xvector	Draws line (principal axis X).
Yvector	Draws line (principal axis Y).
XvectorNoEnd	Draws line (principal axis X, and without end point drawing).
YvectorNoEnd	Draws line (principal axis Y, and without end point drawing).
XvectorBlpClear	Draws line (principal axis X, and prior to drawing, broken line pattern reference position cleared).
YvectorBlpClear	Draws line (principal axis Y, and prior to drawing, broken line pattern reference position cleared).
XvectorNoEndBlpClear	Draws line (principal axis X, without end point drawing and prior to drawing, broken line pattern reference position cleared).
YvectorNoEndBlpClear	Draws line (principal axis Y, without end point drawing and prior to drawing, broken line pattern reference position cleared).
AntiXvector	Draws anti-alias line (principal axis X).
AntiYvector	Draws anti-alias line (principal axis Y).
AntiXvectorNoEnd	Draws anti-alias line (principal axis X, and without end point drawing).
AntiYvectorNoEnd	Draws anti-alias line (principal axis Y, and without end point drawing).
AntiXvectorBlpClear	Draws anti-alias line (principal axis X and prior to drawing, broken line pattern reference position cleared).
AntiYvectorBlpClear	Draws anti-alias line (principal axis Y and prior to drawing, broken line pattern reference position cleared).
AntiXvectorNoEndBlpClear	Draws anti-alias line (principal axis X, without end point drawing and prior to drawing, broken line pattern reference position cleared).
AntiYvectorNoEndBlpClear	Draws anti-alias line (principal axis Y, without end point drawing and prior to drawing, broken line pattern reference position cleared).

#### DrawLine2i (Format7)

31	2	4 2 3 16	§ 15	0
	DrawLine2i	Command	Reserved	vertex
	L	FXs	0	
	L	FYs	0	

The *DrawLine2i* command draws high-speed 2DLine. It starts drawing after setting parameters at the high-speed 2DLine drawing registers. Integer data can only be used for coordinates.

#### Commands:

ands:	
ZeroVector	Draws line from vertex 0 to vertex 1.
OneVector	Draws line from vertex 1 to vertex 0.
ZeroVectorNoEnd	Draws line from vertex 0 to vertex 1 (without drawing end point).
OneVectorNoEnd	Draws line from vertex 1 to vertex 0 (without drawing end point).
ZeroVectorBlpClear	Draws line from vertex 0 to vertex 1 (principal axis X, and prior to drawing, broken line pattern reference position cleared).
OneVectorBlpClear	Draws line from vertex 1 to vertex 0 (principal axis Y, and prior to drawing, broken line pattern reference position cleared).
ZeroVectorNoEndBlpClear	Draws line from vertex 0 to vertex 1 (principal axis X, without end point drawing and prior to drawing, broken line pattern reference position cleared).
OneVectorNoEndBlpClear	Draws line from vertex 1 to vertex 0 (principal axis Y, without end point drawing and prior to drawing, broken line pattern reference position cleared).
AntiZeroVector	Draws anti-alias line from vertex 0 to vertex 1.
AntiOneVector	Draws anti-alias line from vertex 1 to vertex 0.
AntiZeroVectorNoEnd	Draws anti-alias line from vertex 0 to vertex 1 (without end point).
AntiOneVectorNoEnd	Draws anti-alias line from vertex 1 to vertex 0 (without end point).
AntiZeroVectorBlpClear	Draws anti-alias line from vertex 0 to vertex 1 (principal axis X and prior to drawing, broken line pattern reference position cleared).
AntiOneVectorBlpClear	Draws anti-alias line from vertex 1 to vertex 0 (principal axis Y and prior to drawing, broken line pattern reference position cleared).
AntiZeroVectorNoEndBlpClear	Draws anti-alias line from vertex 0 to vertex 1 (principal axis X, without end point drawing and prior to drawing, broken line

pattern reference position cleared).

pattern reference position cleared).

Draws anti-alias line from vertex 1 to vertex 0 (principal axis Y, without end point drawing and prior to drawing, broken line

AntiOneVectorNoEndBlpClear

# DrawLine2iP (Format7)

31	24	23 16	15	0
	DrawLine2iP	Command	Reserved	vertex
	LF	Ys	LFXs	

The *DrawLine2iP* command draws high-speed 2DLine. It starts drawing after setting parameters at high-speed 2DLine drawing registers. Only packed integer data can be used for coordinates.

#### Commands:

ZeroVector	Draws line from vertex 0 to vertex 1.
OneVector	Draws line from vertex 1 to vertex 0.
ZeroVectorNoEnd	Draws line from vertex 0 to vertex 1 (without drawing end point).
OneVectorNoEnd	Draws line from vertex 1 to vertex 0 (without drawing end point).
ZeroVectorBlpClear	Draws line from vertex 0 to vertex 1 (principal axis X, and prior to drawing, broken line pattern reference position cleared).
OneVectorBlpClear	Draws line from vertex 1 to vertex 0 (principal axis Y, and prior to drawing, broken line pattern reference position cleared).
ZeroVectorNoEndBlpClear	Draws line from vertex 0 to vertex 1 (principal axis X, without end point drawing and prior to drawing, broken line pattern reference position cleared).
OneVectorNoEndBlpClear	Draws line from vertex 1 to vertex 0 (principal axis Y, without end point drawing and prior to drawing, broken line pattern reference position cleared).
AntiZeroVector	Draws anti-alias line from vertex 0 to vertex 1.
AntiOneVector	Draws anti-alias line from vertex 1 to vertex 0.
AntiZeroVectorNoEnd	Draws anti-alias line from vertex 0 to vertex 1 (without end point).
AntiOneVectorNoEnd	Draws anti-alias line from vertex 1 to vertex 0 (without end point).
AntiZeroVectorBlpClear	Draws anti-alias line from vertex 0 to vertex 1 (principal axis X and prior to drawing, broken line pattern reference position cleared).
AntiOneVectorBlpClear	Draws anti-alias line from vertex 1 to vertex 0 (principal axis Y and prior to drawing, broken line pattern reference position cleared).
AntiZeroVectorNoEndBlpClear	Draws anti-alias line from vertex 0 to vertex 1 (principal axis X, without end point drawing and prior to drawing, broken line pattern reference position cleared).
AntiOneVectorNoEndBlpClear	Draws anti-alias line from vertex 1 to vertex 0 (principal axis Y, without end point drawing and prior to drawing, broken line pattern reference position cleared).

#### DrawTrap (Format5)

31	24	423	16 15									
	DrawTrap	Command	Reserved									
	`	Ys	0									
Xs												
	DXdy											
			XUs									
		[	XUdy									
			XLs									
DXLdy USN 0												
											LSN 0	

The **DrawTrap** command draws Triangle. It starts drawing after setting parameters at the Triangle Drawing registers (coordinates).

#### Commands:

TrapRight Draws right triangle.

TrapLeft Draws left triangle.

#### DrawVertex2i (Format7)

31	24	23 16	15						
	DrawVertex2i	Command	Reserved	vertex					
	X	dc	0						
	Y	dc	0						

The *DrawVertex2i* command draws high-speed 2DTriangle

It starts triangle drawing after setting parameters at 2DTriangle Drawing registers.

#### Commands:

TriangleFan Draws high-speed 2DTriangle.

FlagTriangleFan Draws high-speed 2DTriangle for polygon drawing in the flag buffer.

# DrawVertex2iP (Format7)

31	24	23 16	1615							
Drav	vVertex2iP	Command	Reserved	vertex						
	Y	dc	Xdc							

The DrawVertex2iP command draws high-speed 2DTriangle

It starts drawing after setting parameters at 2DTriangle Drawing registers

Only the packed integer format can be used for vertex coordinates.

#### Commands:

TriangleFan Draw high-speed 2DTriangle.

FlagTriangleFan Draws high-speed 2DTriangle for polygon drawing in the flag buffer.

#### **DrawRectP (Format5)**

31	24	23 1	615 0					
	DrawRectP	Command	Reserved					
	R	Ys	RXs					
	Rs	zeY	RsizeX					

The *DrawRectP* command fills rectangle. The rectangle is filled with the current color after setting parameters at the rectangle registers. Please set XRES(X resolution) to in 8 byte units when using this command.

#### Commands:

BltFill Fills rectangle with current color (single).

ClearPolyFlag Fills *polygon drawing* flag buffer area with 0. The size of drawing

frame is defined in RsizeX,Y.

#### DrawBitmapP (Format6)

31 24	23 16	16 15										
DrawBitmapP	Command	Count										
R	Ys	RXs										
Rsi	zeY	RsizeX										
	(Patte	ern 0)										
	(Patte	ern 1)										
(Pattern n)												

The *DrawBitmapP* command draws rectangle patterns. Please set XRES(X resolution) to in 8 byte units when using this command.

#### Commands:

BltDraw Draws rectangle of 8 bits/pixel or 16 bits/pixel.

DrawBitmap Draws binary bitmap character pattern. Bit 0 is drawn in transparent

or background color, and bit 1 is drawn in foreground color.

#### **DrawBitmapLargeP (Format11)**

31 24	23 16	15 0									
DrawBitmapLargeP	Command	Reserved									
	Co	unt									
Ry	ys .	Rxs									
Rsi	zeY	RsizeX									
	(Patte	ern 0)									
(Pattern 1)											
(Pattern n)											

The *DrawBitmapP* command draws rectangle patterns.

The parameter(count field) could be used up to 32-bit(\*1) unlike DrawBitmapP.

(\*1: The data format of counter field is signed long. Thus actually it is possible to use up to 31-bit.)

Please set XRES(X resolution) to in 8 byte units when using this command.

Commands:

BltDraw Draws rectangle of 8 bits/pixel or 16 bits/pixel.

#### BltCopyP (Format5)

31	24	23	16 15 0
	BltCopyP	Command	Reserved
	SR	Ys	SRXs
	DR	Ys	DRXs
	BRs	izeY	BRsizeX

The *BltCopyP* command copies rectangle pattern within drawing frame. Please set XRES(X resolution) to in 8 byte units when using this command.

#### Commands:

TopLeft Starts BitBlt transfer from top left coordinates.

TopRight Starts BitBlt transfer from top right coordinates.

BottomLeft Starts BitBlt transfer from bottom left coordinates.

BottomRight Starts BitBlt transfer from bottom right coordinates.

#### **BltCopyAlternateP (Format5)**

31 24	23 16	15 0						
BltCopyAlternateP	Command	Reserved						
	SAI	SADDR						
	SSt	ride						
SR	Ys.	SRXs						
	DAI	DDR						
	DSt	ride						
DR	RYs	DRXs						
BRs	sizeY	BRsizeX						

The *BltCopyAlternateP* command copies rectangle between two separate drawing frames.

Please set XRES(X resolution) to in 8 byte units when using this command.

And please set SStride and DStride to in 8 byte units.

Command:

TopLeft Starts BitBlt transfer from top left coordinates.

# BltCopyAltAlphaBlendP (Format5)

31 24	23 16	15 0									
BltCopyAlternateP	Command	Reserved									
	DDR										
SStride											
SR	?Ys	SRXs									
	Blend	Stride									
Blend	dRYs	BlendRXs									
DF	RYs	DRXs									
BRs	sizeY	BRsizeX									

The **BltCopyAltAlphaBlendP** command performs alpha blending for the source (specified using SADDR, SStride, SRXs, SRXy) and the alpha map (specified using ABR (alpha base address), BlendStride, BlendRXs, BlendRYs) and then copies the result of the alpha blending to the destination (specified using FBR (frame buffer base address), XRES (X resolution), DRXs, and DRYs).

Please set XRES(X resolution) to in 8 byte units when using this command.

And please set SStride and BlendStride to in 8 byte units.

Command:

reserved

Set 0000\_0000 to maintain future compatibility.

# 11 REGISTER

# 11.1 Register List

# 11.1.1 Host interface register list

Base = H	se = HostBase																														
Offset	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
000	ļ															DT	C														
																				DT											
004	<u> </u>							I				D:	ST	1		_		Ī		DR	RM			7				DS	SU	V	< .
																DST								DRM					DNA	DAM	DBM
008										1			1							LT	S T	<u> </u>	_	(0				D.	TS		ω
																								LTS							DTS
010																LS	TA											l			⊴
																															LSTA
018																DR	(Q														DRQ
																IS															D
020																	''													IST	
																IMA	SK													-	
024																													II.	//AS	K
																1												SR	RST		
02C																															SRST
																CC	CF														1 07
038	CCF																														
	8   8     LSA																														
040																			L	SA	ı										
																LC	Ю														
044																				LC	0										
																												LR	EQ		
048																															LREQ
0.50																							!					RS	SW		
05C																						$\int$									RSW
OfO																CI	D														•

FUJITSU LIMITED PRELIMINARY and CONFIDENTIAL

									CN	VER

# 11.1.2 Graphics memory interface register list

#### Base = HostBase

Offset	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																MN	/IR															
FFFC		TWR				ID		TOOL	Ľ		TR	С			TRP	Т	RAS	6		IRCD	0,410	LOWD		R	ΓS		18.40	SAW	ASW		CL	

# 11.1.3 Display controller register list

Base = DisplayBase 17 16 Offset 31 30 29 28 27 21 20 19 18 13 12 11 10 8 7 24 23 22 15 14 9 6 5 4 3 DCE (Display Controller Enable) DCM (Display Control Mode) 000 CKS DCS DEN L23E 띰 빙 SC Ŗ ξŞ SYNC DCEE (Display Controller Extend Enable) DCEM(Display Control Extend Mode) 100 DEN CKS DCS 7 138 12 빙 E EDE EOF EOD 15 SC SF SYNC 004 HTP (H Total Pixels) 800 HDB (H Display Boundary) HDP (H Display Period) VSW 00C HSP (H Sync pulse Position) **HSW** 010 VTR (V Total Rasters) 014 VDP (V Display Period) VSP (V Sync pulse Position) 018 WY (Window Y) WX (Window X) 01C WH (Window Height) WW (Window Width) L0M (L0 Mode) 020 LOS (LO Width) L0H (L0 Height) 024 L0OA (L0 Origin Address) 028 L0DA (L0 Display Address) 02C L0DY (L0 Display Y) L0DX (L0 Display X) L0EM (L0 Extend Mode) 110 LOFC L0PB 114 L0WY (L0 Window Y) L0WX (L0 Window X) 118 L0WH (L0 Window Height) L0WW (L0 Window Width) L1M (L1 Mode) 030 L1S (L1 Width) 034 L1DA (L1 Display Address) L1EM (L1 Extend Mode) 120 L1PB L1EC L2M (L2 Mode) 040 L2S (L2 Width) L2H (L2 Height) I 2FI P 044 L2OA0 (L2 Origin Address 0) 048 L2DA0 (L2 Display Address 0) 04C L2OA1 (L2 Origin Address 1) 050 L2DA1 (L2 Display Address 1) 054 L2DY (L2 Display Y) L2DX (L2 Display X) L2EM (L2 Extend Mode) 130 L2WP L2EC L2PB 134 L2WY (L2 Window Y) L2WX (L2 Window X) L2WH (L2 Window Height) L2WW (L2 Window Width) 138

Offset	31	30	29	28	27	26	:	25 2	4	23	22	2 21	20	) 1	19	18	17	16	15	14	1	3 1	2	11	10	9	8		7	6	5	4	;	3 2	1	0
050																L	ЗМ	(L3	ВМ	ode	;)															
058	CET	L3F	ELP									L3S	3 (L	3١	Wid	th)	)											_3	Н (	(L3	3 Не	igh	ıt)			
05C																	L	30,	۹0	(L3	С	)rigi	n A	١dc	dre	ss	0)									
060																	L3	BDA	0 (	L3	Di	ispla	ау л	Ad	dre	ess	0)									
064																	L	30/	<del>\</del> 1 (	(L3	0	rigi	n A	۸dd	lres	ss	1)									
068																	L3	BDA	1 (	L3 I	Di	ispla	ay .	Ad	dre	ess	: 1)									
06C								L3	BD,	Υ (	L3	B Dis	spla	ıy	Y)												L3	D)	< (I	L3	Dis	pla	y )	X)		
															L3E	М	(L	3 Ex	cter	nd N	Иc	ode)														
140	L3l	S									L	3PB	3																						L3OM	L3WP
144								L3	W`	Υ (	L3	3 Wi	ndo	w	Y)												L3	W)	<b>Κ</b> (Ι	L3	Wir	ndo	w	X)		
148							L;	3WI	H (	L3	W	/ind	ow	Н	eigl	nt)										L3	W۱	٧ (	(L3	3 W	/ind	ow	V	/idth	)	
070																L	4M	(L4	М	ode	;)												_			
070	L4C	L4F	LP									L4S	3 (L	4١	Wid	th)	)											_4	Н (	(L4	ŀΗє	igh	nt)			
074									•								L	40/	۹0	(L4	С	)rigi	n A	١dc	dre	ss	0)									
078																	L4	ŀDΑ	0 (	L4 l	Di	ispla	ay .	Ad	dre	ess	0)									
07C																	L	40/	41	(L4	С	rigi	n A	١dc	dre	ss	1)									
080								L4DA1 (L4 Display Address 1) L4DY (L4 Display Y) L4DX (L4 Display X)																												
084								L۷	ŧD,	Υ (	L4	l Dis	spla	ıy	Y)												L4	D)	< (I	L4	Dis	pla	y	X)		
															L4E	М	(L	4 E>	cter	nd N	Иc	ode)														
150	L4l	S																																	L40M	L4WP
154								L4	W`	Υ (	L4	Wi	ndo	w	Y)												L4\	W)	X (I	L4	Wir	ndo	w	X)		
158							L	4WI	H (	L4	W	/ind	ow	Н	eigl	nt)										L4	W۱	ν (	(L4	I W	/ind	ow	V	/idth	)	
222																L	5M	(L5	М	ode	;)												_			
088	L5C	L5F	LP									L5S	S (L	5١	Wid	th)	)											_5	H (	(L5	5 Не	igh	nt)			
08C																	L	50/	۹0	(L5	С	rigi	n A	١dc	dre	ss	0)									
090																	L5	DA	0 (	L5	Di	ispla	ay .	Ad	dre	ess	(0									
094																	L	50/	۹1	(L5	С	rigi	n A	١dc	dre	ss	1)									
098							L5DA1 (L5 Display Address 1)																													
09C							L5DY (L5 Display Y) L5X (L5 Display X)																													
								L5EM (L5 Extend Mode)																												
160	L5l	С							Ī																										L5OM	L5WP
164								L5	W`	Υ (	L5	Wi	ndo	w	Y)								Ī	•			L5	W)	Χ (I	L5	Wir	ndo	w	X)		
168							L5WY (L5 Window Y) L5WH (L5 Window Height)																ĺ			L5	W۱	ν (	(L5	5 W	/ind	ow	V	/idth	)	

Offset	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 (
040												CF	M						С	UT	C (C	Curs	or	Tra	nsp	are	nt (	Cor	ntro	ol)	
0A0											CUE1	CUE0			CU01	CUO0								CUZT			(	CU	TC	i	
0A4														(	CUC	AC	) (C	Urs	sorC	Oı	igir	n Ad	dre	ess	)						
0A8							CU	Y0	(Cu	rso	r0 F	Posi	itior	ո Y)	)							C	) U	X0 (	(Cur	sor(	0 P	osi	itio	n X)	
0AC															CL	IO/	\1 (	CU	rso	r1 (	Orig	jin A	١dd	Ires	s)						
0B0							CU	Y1	(Cu	rso	r1 F	Posi	itior	1 Y)	)							C	) U	X1 (	Cur	sor'	1 P	osi	itio	n X)	
												[	DLS	S (C	ispl	ay	Lay	/er :	Sel	ect)											
180										DL	S5			DL	S4			DL	S3			DLS	S2			DLS	31			DL	S0
184															DE	3G	C (I	Disp	olay	Ва	ıck	Gro	un	d C	olor	)					
														LO	BLE	) (L	.0 E	Blen	nd)												
0B4																LOBE	LOBS	LOBI	LOBP									LOE	BR		
														L1	BLC	) (L	.1 E	Blen	nd)												
188																L1BE	L1BS	L1BI	L1BP									L1E	BR		
														L2	BLE	) (L	2 E	Blen	ıd)												
18C																L2BE	L2BS	L2BI	L2BP									L2E	BR		
														L3	BLE	) (L	.3 E	Blen	ıd)												
190																L3BE	L3BS	L3BI	L3BP									L3E	BR		
404														L4	BLD	) (L	.4 E	Blen	ıd)												
194																L4BE	L4BS	L4BI	L4BP									L4E	BR		
198						_								L5	BLD	) (L	.5 E	Blen	ıd)												
190																L5BE	L5BS	L5BI										L5E	BR		

Offset	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	13	2 11	1	10	9	8	7	6	5	4	1 3	3 2	1	0
0BC																				L	0T0	C (	(L0	Tra	ns	par	en	t Co	on	trol	)		
UBC																	LOZT				LO	T	C (L	.0 T	ra	nsp	ar	ent	С	olo	r)		
000				L2	TR	(L2	2 Tr	ans	par	ent	Сс	ntr	ol)							L	3TF	₹ (	(L3	Tra	ns	par	en	t Co	on	trol	)		
0C0	L2ZT				L2	ТС	(L2	Tra	ns	oare	ent	Col	lor)				L3ZT				L3	т	R (L	.3 T	ra	nsp	ar	ent	С	olo	r)		
440										L	OTI	EC	(L0	Ex	ten	d T	ran	spa	ren	су	Со	nt	rol)										
1A0	LOEZT														L0	EΤ	C (L	.0 E	xte	nc	l Tra	an	spa	rer	t C	Colo	or)						
_										ı	_1T	EC	(L	1 Tı	ans	spa	ren	t Ex	ten	d	Cor	ntr	ol)										
1A4	L1EZT														L1	EΤ	C (L	.1 E	xte	no	d Tr	ar	nspa	arer	nt C	Colo	or)						
										I	_2T	EC	(L:	2 Tı	ans	spa	ren	t Ex	ten	d	Cor	ntr	ol)										
1A8	L2EZT														L2	EΤ	C (L	2 E	xte	no	d Tr	ar	nspa	arer	nt C	Cold	or)						
										I	_3T	EC	(L:	3 Tı	ans	spa	ren	t Ex	ten	d	Cor	ntr	ol)										
1AC	L3EZT														L3	ΕT	C (L	.3 E	xte	no	d Tr	ar	nspa	arer	nt C	Cold	or)						
										I	_4E	ТС	(L	4 E	ĸter	nd T	rar	spa	arer	nt	Cor	ntr	ol)										
1B0	L4EZT														L4	ET	C (L	.4 E	xte	n	rT b	ar	nspa	arer	nt C	Cold	or)						
454											_5E	TC	(L:	5 E	xter	nd T	rar	ispa	arer	nt	Cor	ntr	ol)										
1B4	LSEZT														L5	EΤ	C (L	5 E	xte	no	d Tr	ar	nspa	arer	nt C	Cold	or)						

Offset	31	30 2	9 28	3 27	26	25	24	23 2	2 2	21 20	0 1	9 18	17	16	15	14	13	12 1	1 10	9	8	7	6	5	4	3	2	1	0
400														_0P	ALO	)													
400	Α									R							G							В					
404	-		•				•							.0P	AL1														
:																													
7FC													L(	)PA	L25	55													
800														_1P	ALO	)													
800	Α									R							G							В	,				
804														_1P	AL1														
:																													
BFC													L	ΙPΑ	L25	55													
1000														_2P	ALO	)													
1000	Α									R							G							В					
1004													l	_2P	AL1														
:																													
13FC													Lź	2PA	L25	5													
1400													.	3P	ALO	)													
1100	Α									R							G							В					
1404														_3P	AL1														
:																													
17FC													L:	3PA	L25	55													

# 11.1.4 Video Capture register list

Base = CaptureBase Offset 9 6 3 26 25 20 19 VCM (Video Capture Mode) 000 S> CM CSC(Capture SCale) 004 VSCI **VSCF HSCI HSCF** VCS(Video Capture Status) 800 CE CBM(Capture Buffer Mode) 010 8 **CBW** CBOA(Capture Bauffer Origin Address) 014 CBOA CBLA(Capture Buffer Limit Address) 018 **CBLA** 01C **CIVSTR** CIHSTR **CIVEND** 020 **CIHEND CHP(Capture Horizontal Pixel)** 028 CHP CVP(Capture Vertical Pixel) 02C **CVPP CVPN** CLPF(Capture Low Pass Filter) 040 **CVLPF CHLPF** CDCN(Capture Data Count for NTSC) 4000 **BDCN VDCN** CDCP(Capture Data Count for PAL) 4004 **BDCP VDCP** 

# 11.1.5 Drawing engine register list

The parenthesized value in the Offset field denotes the absolute address used by the **SetRegister** command.

Base = DrawBase

	iawbase	
Offset		15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
000		⁄s I _
(000)	s s s s Int	Frac
004		Ks I
(001)	s s s s Int	Frac
800		Kdy I
(002)	s s s s Int	Frac
00C	XI	Us T
(003)	s s s s Int	Frac
010	dX	Udy
(004)	s s s s Int	Frac
014	X	Ls
(005)	s s s s Int	Frac
018	dX	Ldy
(006)	s s s s Int	Frac
01C	Us	SN
(007)	0 0 0 0 Int	0
020	LS	SN
(800)	0 0 0 0 Int	0
040	R	Rs
(010)	0 0 0 0 0 0 0 0 Int	Frac
044	dF	Rdx
(011)	s s s s s s s Int	Frac
048	dR	Rdy
(012)	s s s s s s s s Int	Frac
04C	G	es e
(013)	0 0 0 0 0 0 0 0 Int	Frac
050	dC	Gdx
(014)	s s s s s s s Int	Frac
054	dG	Gdy
(015)	s s s s s s s Int	Frac
058		38
(016)	0 0 0 0 0 0 0 0 Int	Frac
05C		I Bdx
(017)	s s s s s s s s Int	Frac
060		I Bdy
(018)	s s s s s s s Int	Frac
<u> </u>		

Offset	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
080 (020)		Frac
	dZdx	
084 (021)	s Int	Frac
088	dZdy	
(022)	s Int	Frac
0C0	Ss Ss	
(030)	s s s Int	Frac
0C4 (031)	s s s Int	Frac
0C8	dSdy	
(032)	s s s Int	Frac
0CC	Ts	
(033)	s s s Int	Frac
0D0	dTdx	
(034)	s s s Int	Frac
0D4	dTdy	
(035)	s s s Int Qs	Frac
0D8 (036)	0 0 0 0 0 0 0 \frac{\beta}{2}	Frac
0DC	dQdx	
(037)	s s s s s s <u>z</u>	Frac
0E0	dQdy	
(038)	s s s s s s <u>\( \frac{1}{2} \)</u>	Frac
140 (050)	0 0 0 0 Int	0
	0 0 0 0 Int LXs	· ·
144 (051)	s s s s Int	Frac
148	LXde	
(052)	s s s s s s s s s s s s s s <u>s</u>	Frac
14C	LYs	
(053)	s s s s Int	Frac
150 (054)	LYde   s   s   s   s   s   s   s   s   s   s	Frac
154	LZs	
(055)	s Int	Frac
158	LZde	
(056)	s Int	Frac

Offset	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
180	PXdc
(060)	0 0 0 0 Int 0
184	PYdc
(061)	0 0 0 0 Int 0
188	PZdc
(062)	0 Int 0
200	RXs
(080)	0 0 0 0 Int 0
204	RYs
(081)	0 0 0 0 Int 0
208	RsizeX
(082)	0 0 0 0 Int 0
20C	RsizeY
(083)	0 0 0 0 Int 0
240	SADDR
(090)	0 0 0 0 0 0 0 Address
244	SStride
(091)	0 0 0 0 Int 0
248 (092)	SRXs 0 0 0 0 Int 0
24C	0 0 0 0 Int 0 SRYs
(093)	
250	DADDR
(094)	0 0 0 0 0 0 0 Address
254	DStride
(095)	0 0 0 0 Int 0
258	DRXs
(096)	0 0 0 0 Int 0
25C	DRYs
(097)	0 0 0 0 Int 0
260	BRsizeX
(098)	0 0 0 0 Int 0
264	BRsizeY
(099)	0 0 0 0 Int 0
280	TColor
(09A)	0 Color
28C	PNBPI
(0A3)	

Offse	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
t														1.0											•			•		_	<u> </u>	_
3E0 (0F8)		l												Ī		BL	P0 	Ī	Ī	Ī	Ī		Ī	I	Ī	Ī	Ī		F	3CR		+
400																C	Ш ГR															_
(100)								FD	벁	CE				FC	NT			片	FF	벁			S	s			D	S			PS	<del>-</del>
404					<u> </u>											IF	SR															
(-)																														片	Ή	世
408							<u>                                     </u>	<u> </u>	<u> </u>		<u> </u>	<u> </u>	<u> </u>			IFC	NT		<u> </u>	<u> </u>	<u> </u>	<u> </u>		<u> </u>		<u> </u>		<u> </u>	<u> </u>			
(-)																													FC	NT		
40C							<u> </u>	<u> </u>					<u> </u>	1		SS	ST		<u> </u>	<u> </u>	<u> </u>			<u> </u>								
(-)																															SS	3
410					<u> </u>		<u> </u>	<u> </u>	<u> </u>		<u> </u>	<u> </u>	<u> </u>			D	S		<u> </u>	<u> </u>	<u> </u>	<u> </u>		<u> </u>		<u> </u>		<u> </u>	<u> </u>	<u> </u>		
(-)																															DS	3
414							<u> </u>	<u> </u>	<u> </u>	<u> </u>						PS	ST		<u> </u>	<u> </u>	<u> </u>	<u> </u>		<u> </u>	<u> </u>			<u> </u>	<u> </u>			
(-)																															PS	3
418					1		<u> </u>			1						ES	ST		<u> </u>	<u> </u>	<u> </u>	<u> </u>		<u> </u>	1			<u> </u>	<u> </u>			
(-)																														FD	CE	:
420													•			MD	R0															
(108)												ZP					CF						СУ	č					В	SV	BSH	4
424													Ν	/IDR	1/M	IDR	15/	ΜD	R1I	3												
(109)						LW	1					В	ā	됩							LC	OG		В	M	ΣW		ZCI	-	ZC		
428													М	IDR2	2/MI	DR:	2S/I	MDF	R2T	L												
(10a)			Т	Т																	LC	OG		В	M	ΜZ	ż	ZCI	-	ZC	AS	SM
42C		1	1		1		1		1	1	1					MD	R3		1	1	1				1	1	1	1	1			
(10b)								BA			Т	AB			Т	BL					T\	NS	ΤV	VT			Ŧ		TC			
430			1		1		1	ı	ı		ı	ı	1			MD	R4		Γ	ı				Γ		ı		Γ	Γ		<del></del>	
(10c)																					LC	OG		В	M						믣	
43C		1	1		<u> </u>		1	1	<u> </u>	1	ı	ı	1		1	MD	R7		<u> </u>	<u> </u>	<u> </u>	<u> </u>		<u> </u>	1	ı	1	<u> </u>	<u> </u>			_
(10f)																										LTH	EZ	99		PGH	PTH	PZH

Offset	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0												
440	FBR												
(110)	FBASE												
444	XRES												
(111)	XRES												
448	ZBR												
(112)	ZBASE												
44C	TBR												
(113)	TBASE												
450	PFBR												
(114)	PFBASE												
454	CXMIN												
(115)	CLIPXMIN												
458	CXMAX												
(116)	CLIPXMAX												
45C	CYMIN												
(117)	CLIPYMIN CYMAY												
460	CYMAX												
(118)	CLIPYMAX												
464	TXS												
(119)	TXSN TXSM												
468	TIS												
(11a)	TISN         TISM TISM												
46C	TOA												
(11b)	XBO												
470	SHO												
(11C)													
474 (11D)	ABR ABASE												
480	FC ABASE												
(120)	FGC8/16												
484	BC BC												
(121)	BGC8/16												
488	ALF												
(122)	A												
48C													
(123)	BLP												
494	TBC												
(125)	BC8/16												
( /													

Offset	31	30	29	28	27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
540					LX	Odc
(150)	0	0	0	0	Int	0
544					LY	0dc
(151)	0	0	0	0	Int	0
548					LX	1dc
(152)	0	0	0	0	Int	0
54C					LY	1dc
(153)	0	0	0	0	Int	0
580					XC	dc
(160)	0	0	0	0	Int	0
584					YC	dc
(161)	0	0	0	0	Int	0
588					X1	dc
(162)	0	0	0	0	Int	0
58C					Y1	dc
(163)	0	0	0	0	Int	0
590					X2	de
(164)	0	0	0	0	Int	0
594					Y2	de
(165)	0	0	0	0	Int	0

# 11.1.6 Geometry engine register list

The parenthesized value in the Offset field denotes the absolute address used by the **SetRegister** command.

Base = GeometryBase

Base = G	eo	nei	rye	sas	е																										
Offset	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
000																GC	TR														
(-)								FO						FC	NT			NF	FF	Æ			G	S			S	S			PS
040															(	ЭМІ	DRC	)													
(2010)																									CF	D	F		ST	Z	О ч
044															(	ЭМІ	DR1														
(2011)																												ВО		EP	Ą
															G	MD	R1I	E													
_	РО	۲۸										TC				BC		UW	BM	TM			ВР	SP				ВО		EP	AA
048															(	ЭМІ	DR2	2													
(2012)																														FD	CF
															G	MD	R2I	E													
_																						TL		SP						FD	CF
400																OFIE	-00	3													
(-)																															

# 11.2 Explanation of Register

Terms appeared in this chapter are explained below:

1. Register address

Indicates address of register

2. Bit number

Indicates bit number

3. Bit field name

Indicates name of each bit field included in register

4. R/W

Indicates access attribute (read/write) of each field

Each symbol shown in this section denotes the following:

R0 "0" always read at read. Write access is Don't care.

W0 Only "0" can be written.

R Read enabled

W Write enabled

RX Read enabled (read values undefined)

RW Read and write enabled

RW0 Read and write 0 enabled

5. Initial value

Indicates initial value of immediately before the reset of each bit field.

6. Handling of reserved bits

"0" is recommended for the write value so that compatibility can be maintained with future products.

# 11.2.1 Host interface registers

**DTC (DMA Transfer Count)** 

	Register address	HostBaseAddress + 0	00н
ĺ	Bit number	31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	Bit field name	Reserved	DTC
ĺ	R/W	R0	RW
ĺ	Initial value	0	Don't care

DTC is a readable/writable 32-bit register which sets the transfer count in either one long-word (32 bits) or 32 bytes units. When "1h" is set transfer is performed once. However, when "0h" is set, it indicates the maximum transfer count and 16M (16,777,216) data are transferred. During DMA transfer, the remaining transfer count is shown, therefore, the register value cannot be overwritten until DMA transfer is completed.

Note: This register need not be set in a mode in which Dual DMA ACK is not used, or the V832 mode.

DSU (DMA Set Up)

12 001 01									
Register address	HostBase	Address +	04н						
Bit number	7	6	5	4	3	2	1	0	
Bit field name			Reserved			DAM	DBM	DW	
R/W			R0			RW	RW	RW	
Initial value		0 0 0 0							

### Bit 0 DW (DMA Word)

Specifies DMA transfer count

- 0: 1-double word (32 bits) per DMA transfer
- 1: 8-double words (32 bytes) per DMA transfer (only SH4)
- Bit 1 DBM (DMA Bus request Mode)

Selects DREQ mode used in DMA transfer in dual-address mode

- 0: DREQ is not negated during DMA transfer irrespective of cycle steal or burst mode.
- 1: DREQ is negated irrespective of cycle steal or burst mode when CORAL cannot receive data (that is, when Ready cannot be returned immediately). When CORAL is ready to receive data, DREQ is reasserted (When DMA transfer is performed in the single-address mode, DREQ is controlled automatically).
- Bit 2 DAM (DMA Address Mode)

Selects DMA address mode in issuing external request

- 0: Dual address mode
- 1: Single address mode (SH4 only)
- Bit 3 DNA (Dual address No Ack mode)

This bit is selected when using the dual-address-mode DMA that does not use the ACK signal.

- 0: Uses dual-address-mode DMA that uses ordinary ACK signal
- Uses dual-address-mode DMA that does not use ACK signal
   Detection of the DREQ edge is supported; DREQ is negated per transfer. When data cannot be received irrespective of the Bit1 setting, DREQ continues being negated.

**DRM (DMA Request Mask)** 

Register address	HostBase	Address +	05н									
Bit number	7	6	5	4	3	2	1	0				
Bit field name		Reserved DRM										
R/W		R0 RW										
Initial value		0 0										

This register enables the DMA request. Setting "1" to this register to temporarily stop the DMA request from the CORAL. The external request is enabled by setting "0" to this register.

**DST (DMA STatus)** 

Register address	HostBase	Address +	06н										
Bit number	7	7 6 5 4 3 2 1 0											
Bit field name		Reserved DST											
R/W		R0 R											
Initial value		0 0											

This register indicates the DMA transfer status. DST is set to "1" during DMA transfer. This state is cleared to "0" when the DMA transfer is completed.

**DTS (DMA Transfer Stop)** 

Register address	HostBase	Address +	08н									
Bit number	7	6	5	4	3	2	1	0				
Bit field name		Reserved DTS										
R/W		R0 RW										
Initial value		0 0										

This register suspends DMA transfer.

An ongoing DMA transfer is suspended by setting DTS to "1".

In the dual-address without ACK mode, to end the DMA transfer, write "1" to this register after CPU DMA transfer.

LTS (display Transfer Stop)

(alopia) ITali	oloi Olop)							
Register address	HostBase	Address +	09н					
Bit number	7	6	5	4	3	2	1	0
Bit field name				Reserved				LTS
R/W				R0				RW
Initial value				0				0

This register suspends DisplayList transfer.

Ongoing DisplayList transfer is suspended by setting LTS to "1".

LSTA (displayList transfer STAtus)

Register address	HostBase	Address +	10н										
Bit number	7	7 6 5 4 3 2 1 0											
Bit field name		Reserved LSTA											
R/W		R0 R											
Initial value		0 0											

This register indicates the DisplayList transfer status from Graphics Memory. LSTA is set to "1" while DisplayList transfer is in progress. This status is cleared to 0 when DisplayList transfer is completed

**DRQ (DMA ReQquest)** 

Register address	HostBase	HostBaseAddress + 18н							
Bit number	7	6	5	4	3	2	1	0	
Bit field name		Reserved DRQ							
R/W		R0 RW1							
Initial value		0 0							

This register starts sending external DMA request.

DMA transfer using the external request handshake is triggered by setting DRQ to "1". The external DREQ signal cannot be issued when DMA is masked by the DRM register. This register cannot be written "0". When DMA transfer is completed, this status is cleared to "0".

**IST (Interrupt STatus)** 

Register address	Hos	stBas	seA	ddr	ess	÷ +	20н	l																					
Bit number	31 3	30 29	28	272	6 2	5 2	24 23	22 21	20	19	18	17	16	15	141	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field name		Reserved					Re	sv	Reserved						IST		IS	T											
R/W		R0			R٥١	N0	R0					F	RW(	)	R۷	NΟ													
Initial value		0			C	)						0							0		C	)							

This register indicates the current interrupt status. It shows that an interrupt request is issued when "1" is set to this register. The interrupt status is cleared by writing "0" to this register.

Bit 0	CERR (Command Error Flag) Indicates drawing command execution error interrupt
Bit 1	CEND (Command END) Indicates drawing command end interrupt
Bit 2	VSYNC (Vertical Sync.) Indicates vertical interrupt synchronization
Bit 3	FSYNC (Frame Sync.) Indicates frame synchronization interrupt
Bit 4	SYNCERR (Sync. Error) Indicates external synchronization error interrupt

Bit 17 and 16 Reserved

This field is provided for testing.

Normally, the read value is "0", but note that it may be "1" when a drawing command

error (Bit 0) has occurred.

**IMASK (Interrupt MASK)** 

Register address	HostBaseAddress + 24H								
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18	17 16	15 14 13 12 11 10 9 8 7 6 5	4 3 2	1 0				
Bit field name	Reserved	Resv	Reserved	IMASK	IMASK				
R/W	R0	R0W0	R0	RW	RW				
Initial value	0	0	0	0	0				

This register masks interrupt requests. Even when the interrupt request is issued for the bit to which "0" is written, interrupt signal is not asserted for CPU.

Bit 0	CERRM (Command Error Interrupt Mask)
	${\it Masks drawing command execution error interrupt}$
Bit 1	CENDM (Command Interrupt Mask)
	Masks drawing command end interrupt
Bit 2	VSYNCM (Vertical Sync. Interrupt Mask)
	Masks vertical synchronization interrupt
Bit 3	FSYNCH (Frame Sync. Interrupt Mask)
	Masks frame synchronization interrupt
Bit 4	SYNCERRM (Sync Error Mask)
	Masks external synchronization error interrupt

**SRST (Software ReSeT)** 

Register address	HostBase	Address +	2Сн						
Bit number	7	6	5	4	3	2	1	0	
Bit field name		Reserved SRST							
R/W				R0				W1	
Initial value		0 0							

This register controls software reset. When "1" is set to this register, a software reset is performed.

LSA (displayList Source Address)

Register address	HostBaseAddress + 4	40н	
Bit number	31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	1 0
Bit field name	Reserved	LSA	
R/W	R0	RW	R0
Initial value	0	Don't care	0

This register sets the DisplayList transfer source address. When DisplayList is transferred from Graphics Memory, set the transfer start address of DisplayList stored in Graphics Memory. Since the lower two bits of this register are always treated as "0", DisplayList must be 4byte aligned. The values set at this register do not change during or after transfer.

LCO (displayList Count)

Register address	HostBaseAddress + 4	HostBaseAddress + 44н					
Bit number	31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0					
Bit field name	Reserved	LCO					
R/W	R0	RW					
Initial value	0	Don't care					

This register sets the DisplayList transfer count. Set the display list transfer count by the long word. When "1h" is set, 1-word data is transferred. When "0" is set, it is considered to be the maximum count and 16M (16,777,216) words of data are transferred. The values set at this register do not change during or after transfer.

LREQ (displayList transfer REQuest)

Register address	HostBase	Address +	48н					
Bit number	7	6	5	4	3	2	1	0
Bit field name				Reserved				LREQ
R/W				R0				RW1
Initial value		_	_	0				0

This register triggers DisplayList transfer from the Graphics Memory. Transfer is started by setting LREQ to "1". The DisplayList is transferred from the Graphics Memory to the internal display list FIFO. Access to the display list FIFO by the CPU or DMA is disabled during transfer.

**RSW (Register location Switch)** 

Register address	HostBase	Address +	5Сн						
Bit number	7	6	5	4	3	2	1	0	
Bit field name		Reserved							
R/W		R0 RW							
Initial value				0				0	

In SH3 or SH4 mode, set this register when moving the register area from the center (1FC0000) to the end of the CORAL area (3FC0000). This move can be performed when "1" is written to this register.

Set this register at the first access after reset. Access CORAL after about 20 bus clocks after setting the register.

CID (Chip ID register)

	· · · /		
Register address	HostBaseAddress + f0 <sub>H</sub>		
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0
Bit field name	Reserved	CN	VER
R/W	R0	R	R
Initial value	0	0000_0011	0

This is the chip identification register.

Bit 7 to 0 VER (VERsion)

This field indicates the chip's unique version number. Note that the unique version number for the ES version and that of the mass-produced version are different.

0000\_0000 ES

0000\_0001 Reserved

0000\_0010 Reserved for LQ

others Reserved

Bit 15 to 8 CN (Chip Name)

This field indicates the chip name.

0000\_0000 Reserved 0000\_0001 Reserved 0000\_0010 Reserved 0000\_0011 CORAL others Reserved **CCF (Change of Clock Frequency)** 

Register address	HostBaseAddress + 38 <sub>H</sub>								
Bit number	31 30 29 28 27 26 25 24 23 22 21 20	19 18	17 16	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0					
Bit field name	Reserved	CGE	COT	Reserved					
R/W	RW0	RW	RW	RW0					
Initial value	0	00	00	0					

This register changes the operating frequency.

Bit 19 and 18 CGE (Clock select for Geometry Engine)

Selects the clock for the geometry engine

11 Reserved

10 166 MHz

01 133 MHz

00 100 MHz

Bit 17 and 16 COT (Clock select for the others except-geometry engine)

Selects the clock for other than the geometry engine

11 Reserved

10 Reserved

01 133 MHz

00 100 MHz

#### Notes:

- 1. Write "0" to the bit field other than the above ([31:20], [15:00]).
- 2. Operation is not assured when the clock setting relationship is CGE < COT.

# 11.2.2 Graphics memory interface registers

MMR (Memory I/F Mode Register)

Register address	Н	ost	BaseA	ddre	ss	+ FFF	Сн										
Bit number	31	30	29 28 2	27 26	3 25	24 23	22 21 20 °	19 18 17	16 15 14	13 12	11 10	9 8 7	6 5 4	3	2	1	0
Bit field name	*1	tWR	29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Reserved *1 *1 TRRD TRC TRP TRAS TRCD LOWD RTS RAW ASW CL														
R/W	RW	RW	R	R′ W(	R	RW	RW	RW	RW	RW	RW	RW	RW	RW		RW	
Initial value	0	0	Don't ca	re 1	0	00	0000	00	000	00	00	000	000	0	(	000	

<sup>\*1:</sup> Reserved

This register sets the mode of the graphics memory interface. A value must be written to this register after a reset. (When default setting is performed, a value must also be written to this register.) Only write once to this register; do not change the written value during operation.

This register is not initialized at a software reset.

Bit 2 to 0 CL (CAS Latency)

Sets the CAS latency. Write the same value as this field, to the mode register for

**SDRAM** 

011 CL3 010 CL2

Other than Setting disabled

the above

Bit 3 ASW (Attached SDRAM bit Width)

Sets the bit width of the data bus (memory bus width mode)

1 64 bit 0 32 bit

Bit 6 to 4 SAW (SDRAM Address Width)

Sets the bit width of the SDRAM address

15 bit BANK 2 bit ROW 13 bit COL 9 bit SDRAM
 14 bit BANK 2 bit ROW 12 bit COL 9 bit SDRAM
 14 bit BANK 2 bit ROW 12 bit COL 8 bit SDRAM
 13 bit BANK 2 bit ROW 11 bit COL 8 bit SDRAM
 12 bit BANK 1 bit ROW 11 bit COL 8 bit FCRAM
 14 bit BANK 2 bit ROW 12 bit COL 8 bit FCRAM
 14 bit BANK 2 bit ROW 12 bit COL 8 bit SDRAM

Other than Setting disabled

the above

Bit 9 to 7 RTS (Refresh Timing Setting)

Sets the refresh interval

Refresh is performed every 384 internal clocks.Refresh is performed every 1552 internal clocks.

001 to 110 Refresh is performed every '64 × n' internal clocks in the 64 to 384 range.

#### Bit 11 and 10 LOWD

Sets the count of clocks secured for the period from the instant the ending data is output to the instant the write command is issued.

10 2 clocks00 2 clocks

Other than Setting disabled

the above

### Bit 13 and 12 TRCD

Sets the wait time secured from the bank active to CAS. The clock count is used to express the wait time.

11 3 clocks
 10 2 clocks
 01 1 clock
 00 0 clock

### Bit 16 to 14 TRAS

Sets the minimum time for 1 bank active. The clock count is used to express the minimum time.

111 7 clocks 110 6 clocks 101 5 clocks 100 4 clocks 011 3 clocks 010 2 clocks

Other than Setting disabled

the above

## Bit 18 and 17 TRP

Sets the wait time secured from the pre-charge to the bank active. The clock count is used to express the wait time.

11 3 clocks10 2 clocks01 1 clock

## Bit 22 to 19 TRC

This field sets the wait time secured from the refresh to the bank active. The clock count is used to express the wait time.

# FUJITSU LIMITED PRELIMINARY and CONFIDENTIAL

0011 3 clocks

Other than Setting disabled

the above

### Bit 24 and 23 TRRD

Sets the wait time secured from the bank active to the next bank active. The clock count is used to express the wait time.

11 3 clocks10 2 clocks

## Bit 26 Reserved

Always write "0" at write.
"1" is always read at read.

### Bit 30 TWR

Sets the write recovery time (the time from the write command to the read or to the pre-charge command).

2 clocks
 1 clock

# 11.2.3 Display control register

DCM (Display Control Mode) / DCEM (Display Control Extend Mode)

om (Biopia) o	<u> </u>	<del>,, ,,,,</del>	<del>40,,</del>		(2.	op.u,	00	0. =		<u>uo</u>	<u> </u>					
Register address	Disp	layBa	seAd	dress	+ 00	₁ (Disp	playB	aseAd	ddress	s <b>+</b> 10	0н)					
Bit number	15	14	13													
Bit field name	CKS	Reserved		SC EEQ ODE Reserved SF ESY SYNC												
R/W	RW	RW0			R'	W			RW	RW	RX	RX	RW	RW	R'	W
Initial value	0	0			01110	(DCM)			0		<b>v</b>		0	1	C	00
	U	U		1	1101 (	DCEM	)		U		^		U	'		iU

This register controls the display count mode. It is not initialized by a software reset. This register is mapped to two addresses. The difference between the two registers is the format of the frequency division rate setting (SC).

Bit 1 to 0 SYNC (Synchronize)

Set synchronization mode

X0 Non-interlace mode

10 Interlace mode

11 Interlace video mode

Bit 2 ESY (External Synchronize)

Sets external synchronization mode

0: External synchronization disabled

1: External synchronization enabled

Bit 3 SF (Synchronize signal format)

Sets format of synchronization (VSYNC, HSYNC) signals

0: Negative logic

1: Positive logic

Bit 7 EEQ (Enable Equalizing pulse)

Sets CCYNC signal mode

0: Does not insert equalizing pulse into CCYNC signal

1: Inserts equalizing pulse into CCYNC signal

Bit 13 to 8 SC (Scaling)

Divides display reference clock by the preset ratio to generate dot clock

Offset = 0	)	Offset = 1	00 <sub>H</sub>
x00000	Frequency not divided	000000	Frequency not divided
x00001	Frequency division rate = 1/4	000001	Frequency division rate = 1/2
x00010	Frequency division rate = 1/6	000010	Frequency division rate = 1/3
X00011	Frequency division rate = 1/8	000011	Frequency division rate = 1/4
:		:	
x11111	Frequency division rate = 1/64	111111	Frequency division rate = 1/64

# FUJITSU LIMITED PRELIMINARY and CONFIDENTIAL

When n is set, with Offset = 0, the frequency division rate is 1/(2n + 2).

When m is set, with Offset = 100h, the frequency division rate is 1/(m + 1).

Basically, these are setting parameters with the same function (2n + 2 = m + 1). Because of this, m = 2n + 1 is established. When n is set to the SC field with Offset = 0, 2n + 1 is reflected with Offset = 100h.

Also, when PLL is selected as the reference clock, frequency division rates 1/1 to 1/5 are non-functional even when set; other frequency division rates are assigned.

# Bit 15 CKS (Clock Source)

Selects reference clock

0: Internal PLL output clock

1: DCLKI input

**DCE (Display Controller Enable)** 

Register address	Disp	layBa	seAdd	dress	+ 02⊦	ł										
Bit number	15	14	13 12 11 10 9 8 7 6 5 4 3 2 1 0													
Bit field name	DEN		13   12   11   10   9   8   7   6   5   4   3   2   1   0													
R/W	RW						R0						RW	RW	RW	RW
Initial value	0						0						0	0	0	0

This register controls enabling the video signal output and display of each layer. Layer enabling is specified in four-layer units to maintain backward compatibility with previous products.

### Bit 0 L0E (L0 layer Enable)

Enables display of the L0 layer. The L0 layer corresponds to the C layer for previous products.

0: Does not display L0 layer

1: Displays L0 layer

## Bit 1 L1E (L1 layer Enable)

Enables display of the L1 layer. The L1 layer corresponds to the W layer for previous products.

0: Does not display L1 layer

1: Displays L1 layer

## Bit 2 L23E (L2 & L3 layer Enable)

Enables simultaneous display of the L2 and L3 layers. These layers correspond to the M layer for previous products.

0: Does not display L2 and L3 layer

1: Displays L2 and L3 layer

### Bit 3 L45E (L4 & L5 layer Enable)

Enables simultaneous display of the L4 and L5 layers. These layers correspond to the B layer for previous products.

0: Does not display L4 and L5 layer

1: Displays L4 and L5 layer

## Bit 15 DEN (Display Enable)

Enables display

0: Does not output display signal

1: Outputs display signal

**DCEE (Display Controller Extend Enable)** 

Register address	Disp	layBa	seAd	dress	+ 102	2н										
Bit number	15	14	13 12 11 10 9 8 7 6 5 4 3 2 1 0													
Bit field name	DEN		13   12   11   10   9   8   7   6   5   4   3   2   1   0       Reserved   L5E   L4E   L3E   L2E   L1E   L0E													
R/W	RW					R0					RW	RW	RW	RW	RW	RW
Initial value	0			•		0			•		0	0	0	0	0	0

This register controls enabling the video signal output and display of each layer. This register has the same function as DCE.

Bit 0 L0E (L0 layer Enable)

Enables L0 layer display

0: Does not display L0 layer

1: Displays L0 layer

Bit 1 L1E (L1 layer Enable)

Enables L1 layer display

0: Does not display L1 layer

1: Displays L1 layer

Bit 2 L2E (L2 layer Enable)

Enables L2 layer display

0: Does not display L2 layer

1: Displays L2 layer

Bit 3 L3E (L3 layer Enable)

Enables L3 layer display

0: Does not display L3 layer

1: Displays L3 layer

Bit 4 L4E (L4 layer Enable)

Enables L4 layer display

0: Does not display L4 layer

1: Displays L4 layer

Bit 5 L5E (L5 layer Enable)

Enables L5 layer display

0: Does not display L5 layer

1: Displays L5 layer

Bit 15 DEN (Display Enable)

Enables display

0: Does not output display signal

1: Outputs display signal

**HTP (Horizontal Total Pixels)** 

Register address	Disp	layBa	seAdd	dress	+ 06⊦	l									
Bit number	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0													
Bit field name		Rese	erved							Н	TP				
R/W		R	80							R'	W				
Initial value		(	)							Don't	care				

This register controls the horizontal total pixel count. Setting value + 1 is the total pixel count.

**HDP (Horizontal Display Period)** 

(		<i>,</i>	,													
Register address	Disp	layBa	seAd	dress	+ 08	ł										
Bit number	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Bit field name		Rese	erved									Н	OP .			
R/W		R	80									R	W			
Initial value		(	)									Don'	care			

This register controls the total horizontal display period in unit of pixel clocks. Setting value + 1 is the pixel count for the display period.

**HDB** (Horizontal Display Boundary)

Register address	Disp	layBa	seAdo	dress	+ 0A⊦	ł									
Bit number	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0													
Bit field name		Rese	erved							Н	)B				
R/W		F	80							R	W				
Initial value		(	)							Don'	care				

This register controls the display period of the left part of the window in unit of pixel clocks. Setting value + 1 is the pixel count for the display period of the left part of the window. When the window is not divided into right and left before display, set the same value as HDP.

**HSP (Horizontal Synchronize pulse Position)** 

1.10112011441 0	<i>j</i>	. •	, p u.	<del> </del>		••,									
Register address	Disp	olayBa	aseAd	dress	+ 0C	Ħ									
Bit number	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0													
Bit field name		Rese	erved							Н	SP				
R/W		R	80							R	W				
Initial value		(	)	·		·			·	Don'	t care		·		_

This register controls the pulse position of the horizontal synchronization signal in unit of pixel clocks. When the clock count since the start of the display period reaches setting value + 1, the horizontal synchronization signal is asserted.

**HSW (Horizontal Synchronize pulse Width)** 

٠.	(110112011tai C		ec paise t	viatiij												
	Register address	DisplayBa	seAddress	+ 0E <sub>H</sub>												
	Bit number	7	7 6 5 4 3 2 1 0													
	Bit field name				HS	SW										
	R/W				R	W										
	Initial value				Don'	care										

This register controls the pulse width of the horizontal synchronization signal in unit of pixel clocks. Setting value + 1 is the pulse width clock count.

**VSW (Vertical Synchronize pulse Width)** 

Register address	DisplayBa	seAddress	+ 0F <sub>H</sub>										
Bit number	7	7 6 5 4 3 2 1 0											
Bit field name	Rese	erved			VS	SW							
R/W	R	80			R	W							
Initial value	(	)			Don'	t care							

This register controls the pulse width of vertical synchronization signal in unit of raster. Setting value + 1 is the pulse width raster count.

**VTR (Vertical Total Rasters)** 

Register address	Disp	layBa	seAdo	dress	+ 12⊦	ł									
Bit number	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0													
Bit field name		Rese	erved							V	ΓR				
R/W		R	80							R'	W				
Initial value		(	)							Don't	care				

This register controls the vertical total raster count. Setting value + 1 is the total raster count. For the interlace display, Setting value + 1.5 is the total raster count for 1 field;  $2 \times \text{setting value} + 3$  is the total raster count for 1 frame (see **Section 8.3.2**).

**VSP (Vertical Synchronize pulse Position)** 

Register address	Disp	layBa	seAdo	dress	+ 14 <sub>1</sub>	Н										
Bit number	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field name		Reserved VSP														
R/W		R	80							R	W					
Initial value		(	)							Don'	care					

This register controls the pulse position of vertical synchronization signal in unit of raster. The vertical synchronization pulse is asserted starting at the setting value + 1st raster relative to the display start raster.

**VDP (Vertical Display Period)** 

100000000000000000000000000000000000000	J.∝, .	0	~ <i>,</i>													
Register address	Disp	layBa	seAdo	dress	+ 16⊦	I										
Bit number	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field name		Reserved VDP														
R/W		R	80							R	W					
Initial value	R0 RW 0 Don't care															

This register controls the vertical display period in unit of raster. Setting value + 1 is the count of raster to be displayed.

L0M (L0 layer Mode)

Register address	Di	splayE	BaseAddress ·	+ 20 <sub>H</sub>													
Bit number	31	30 29	0 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Bit field name	L0C	Reserved															
R/W	RW	R0	R0	RW	R0	RW											
Initial value	0	0	0	Don't care	0	Don't care											

Bit 11 to 0 L0H (L0 layer Height)

Specifies the height of the logic frame of the L0 layer in pixel units. Setting value + 1 is the height

Bit 23 to 16 LOW (L0 layer memory Width)

Sets the memory width (stride) of the logic frame of the L0 layer in 64-byte units

Bit 31 L0C (L0 layer Color mode)

Sets the color mode for L0 layer

0 Indirect color (8 bits/pixel) mode

1 Direct color (16 bits/pixel) mode

L0EM (L0-layer Extended Mode)

Register address	Displ	ayBaseAddress	+ 110 <sub>H</sub>		
Bit number	31 30	29 28 27 26 25 24	23 22 21 20	19 18 17 16 15 14 13 12 11 10 4 3 2 1	0
Bit field name	L0EC	Reserved	L0PB	Reserved	LOWP
R/W	RW	R0	RW	R0	RW
Initial value		0		0	0

Bit 0 L0 WP (L0 layer Window Position enable)

Selects the display position of L0 layer

0 Compatibility mode display (C layer supported)

1 Window display

Bit 23 to 20 LOPB (L0 layer Palette Base)

Shows the value added to the index when subtracting palette of L0 layer. 16 times of setting value is added.

Bit 31 and 30 L0EC (L0 layer Extended Color mode)

Sets extended color mode for L0 layer

00 Mode determined by L0C

01 Direct color (24 bits/pixel) mode

1x Reserved

L0OA (L0 layer Origin Address)

Register address	DisplayBaseAdo	Iress + 24 <sub>H</sub>	
Bit number	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	3 2 1 0
Bit field name	Reserved	LOOA	
R/W	R0	RW	R0
Initial value	0	Don't care	0000

This register sets the origin address of the logic frame of the L0 layer. Since lower 4 bits are fixed at "0", address 16-byte-aligned.

L0DA (L0-layer Display Address)

Register address	DisplayBaseAdo	dress + 28 <sub>H</sub>
Bit number	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	Reserved	LODA
R/W	R0	RW
Initial value	0	Don't care

This register sets the display origin address of the L0 layer. For the direct color mode (16 bits/pixel), the lower 1 bit is "0", and this address is treated as being aligned in 2 bytes.

L0DX (L0-layer Display position X)

Register address	Displ	ayBa	seAdo	dress	+ 2C <sub>H</sub>											
Bit number	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Bit field name		Reserved L0DX														
R/W		R	80							R'	W					
Initial value		(	)			•	•		•	Don't	care	•		•		·

This register sets the display starting position (X coordinates) of the L0 layer on the basis of the origin of the logic frame in pixels.

L0DY (L0-layer Display position Y)

. <u>1=0 layor bic</u>	<u>, γ.ω, </u>	<b>P O O O</b>														
Register address	Displ	ayBa	seAdd	dress	+ 2E <sub>H</sub>											
Bit number	15															
Bit field name		Rese	erved							L0	DY					
R/W		R0 RW														
Initial value		(	)	·	•	·	•			Don'	t care		•			

This register sets the display starting position (Y coordinates) of the L0 layer on the basis of the origin of the logic frame in pixels.

L0WX (L0 layer Window position X)

Register address	Disp	layBa	seAdd	dress	+ 114	Н										
Bit number	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field name		Reserved L0WX														
R/W		R	80							R	W					
Initial value		(	)													

This register sets the X coordinates of the display position of the L0 layer window.

LOWY (L0 layer Window position Y)

Register address	Disp	- layBa	seAdo	dress	+ 116	Н											
Bit number	15	14	13	12	11	10	9	8		7	6	5	4	3	2	1	0
Bit field name		Reserved L0WY															
R/W		F	80								R\	W					
Initial value		(	)														

This register sets the Y coordinates of the display position of the L0 layer window.

L0WW (L0 layer Window Width)

Register address	Disp	layBa	ıseAd	dress	+ 118	Вн														
Bit number	15	14	13	12	11	10	9		8		7		6	5	T	4	3	2	1	0
Bit field name		Reserved L0WW																		
R/W		F	30										R\	Ν						
Initial value		(	0									[	Don't	care						

This register controls the horizontal direction display size (width) of the L0 layer window. Do not specify "0".

L0WH (L0 layer Window Height)

			J /													
Register address	Disp	layBa	seAdo	dress	+ 11/	<b>λ</b> н										
Bit number	15															
Bit field name		Rese	erved							L0\	ΛH					
R/W		R0 RW														
Initial value		(	)							Don't	care					

This register controls the vertical direction display size (height) of the L0 layer window. Setting value + 1 is the height.

L1M (L1-layer Mode)

Register address	D	DisplayBaseAddress + 30 <sub>H</sub>																		
Bit number	31	30	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 5 4 3 2 1 0																	
Bit field name	L1C	L1YC	L1CS	L1IM	Res	Reserved L1W Reserved														
R/W	RW	RW	RW	RW	F	80				RW							R0			
Initial value	0	0	0	0		0		Don't Care								0				

### Bit 23 to 16 L1W (L1 layer memory Width)

Sets the memory width (stride) of the logic frame of the L layer in unit of 64 bytes

### Bit 28 L1IM (L1 layer Interlace Mode)

Sets video capture mode when L1CS in capture mode

0: Normal mode

1: For non-interlace display, displays captured video graphics in WEAVE mode For interlace and video display, buffers are managed in frame units (pair of odd field and even field).

### Bit 29 L1CS (L1 layer Capture Synchronize)

Sets whether the layer is used as normal display layer or as video capture

0: Normal mode

1: Capture mode

# Bit 30 L1YC (L1 layer YC mode)

Sets color format of L1 layer

The YC mode must be set for video capture.

0: RGB mode

1: YC mode

## Bit 31 L1C (L1 layer Color mode)

Sets color mode for L1 layer

0: Indirect color (8 bits/pixel) mode

1: Direct color (16 bits/pixel) mode

L1EM (L1 layer Extended Mode)

Register address	Displ	layBaseAddress	+ 120 <sub>H</sub>	
Bit number	31 30	29 28 27 26 25 24	23 22 21 20	19 18 17 16 15 14 13 12 11 10 4 3 2 1 0
Bit field name	L1EC	Reserved	L1PB	Reserved
R/W	RW	R0	RW	R0
Initial value	0	0	0	0

Bit 23 to 20 L1PB (L1 layer Palette Base)

Shows the value added to the index when subtracting palette of L1 layer. 16 times of setting value is added.

Bit 31 to 30 L1EC (L1 layer Extended Color mode)

Sets extended color mode for L1 layer

00 Mode determined by L0C

01 Direct color (24 bits/pixel) mode

1x Reserved

L1DA (L1 layer Display Address)

Register address	DisplayBaseAdo	dress + 34 <sub>H</sub>
	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	Reserved	LODA
R/W	R0	RW
Initial value	0	Don't care

This register sets the display origin address of the L1 layer. For the direct color mode (16 bits/pixel), the lower 1 bit is "0", and this register is treated as being aligned in 2 bytes. Wraparound processing is not performed for the L1 layer, so the frame origin linear address and display position (X coordinates, and Y coordinates) are not specified.

L1WX (L1 laver Window position X)

Register address	Disp	splayBaseAddress + 124 <sub>H</sub> (DispplayBaseAddress + 18 <sub>H</sub> )										
Bit number	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0										
Bit field name												
R/W		R0 RW										
Initial value		0 Don't care										

This register sets the X coordinates of the display position of the L1 layer window. This register is placed in two address spaces. The parenthesized address is the register address to maintain compatibility with previous products. The same applies to L1WY, L1WW, and L1WH.

L1WY (L1 layer Window position Y)

Register address	Disp	DisplayBaseAddress + 126 <sub>H</sub> (DispplayBaseAddress + 1A <sub>H</sub> )  15														
Bit number	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Bit field name																
R/W		R0 RW														
Initial value		(	)							Don't	care					

This register sets the Y coordinates of the display position of the L1 layer window.

# L1WW (L1 layer Window Width)

Register address	Disp	layBa	seAdd	dress	+ 128	Вн (Dis	spplay	/Base	Addre	ess +	1С <sub>н</sub> )			
Bit number	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0												
Bit field name		Reserved L1WW												
R/W		R	80							R'	W			
Initial value		0 Don't care												

This register controls the horizontal direction display size (width) of the L1 layer window. Do not specify "0".

# L1WH (L1 layer Window Height)

Register address	Disp	layBa	seAdo	dress	+ 12/	<b>Ч</b> н ((Di	splay	Base	Addre	ss + 1	Ен)					
Bit number	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Bit field name		Reserved L1WH														
R/W		R0 RW														
Initial value	0 Don't care															

This register controls the vertical direction display size (height) of the L1 layer window. Setting value + 1 is the height.

L2M (L2 layer Mode)

Register address	D	isplay	BaseAddress	+ 40 <sub>H</sub>												
Bit number	31	30 29	029 28 27 2423 2221 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0													
Bit field name	L2C	L2FLP	Reserved	L2W	Reserved	L2H										
R/W	RW	RW	R0	RW	R0	RW										
Initial value	0	00	0	Don't care	0	Don't care										

Bit 11 to 0 L2H (L2 layer Height)

Specifies the height of the logic frame of the L2 layer in pixel units. Setting value + 1

is the height

Bit 23 to 16 L2W (L2 layer memory Width)

Sets the memory width (stride) of the logic frame of the L2 layer in 64-byte units

Bit 30 and 29 L2FLP (L2 layer Flip mode)

Sets flipping mode for L2 layer

00 Displays frame 0

01 Displays frame 1

10 Switches frame 0 and 1 alternately for display

11 Reserved

Bit 31 L2C (L2 layer Color mode)

Sets the color mode for L2 layer

0 Indirect color (8 bits/pixel) mode

1 Direct color (16 bits/pixel) mode

L2EM (L2 layer Extended Mode)

Register address	Disp	layBaseAddress	+ 130 <sub>H</sub>			
Bit number	31 30	29 28 27 26 25 24	23 22 21 20	19 18 17 16 15 14 13 12 11 10 4 3 2	1	0
Bit field name	L2EC	Reserved	L2PB	Reserved	L2OM	L0WP
R/W	RW	R0	RW	R0	RW	RW
Initial value	00	0	0	0		0

Bit 0 L2 WP (L2 layer Window Position enable)

Selects the display position of L2 layer

O Compatibility mode display (ML layer supported)

1 Window display

Bit 1 L2OM (L2 layer Overlay Mode)

Selects the overlay mode for L2 layer

0 Compatibility mode

1 Extended mode

Bit 23 to 20 L2PB (L2 layer Palette Base)

Shows the value added to the index when subtracting palette of L2 layer.  $\,$  16 times of

setting value is added.

Bit 31 and 30 L2EC (L2 layer Extended Color mode)

Sets extended color mode for L2 layer

00 Mode determined by L2C

01 Direct color (24 bits/pixel) mode

1x Reserved

L2OA0 (L2 layer Origin Address 0)

R/W Initial value	K	0 0	-	RW  Don't care								00	_	_											
Bit field name		erved									D) 4		OA	0									_		
	31 30 29	28 27	26	25 24	23 22	21 2	20 19	9 18	17	16 1	5 1	4 13	12	11	10	9	8	7	6	5	4	3	2	1	0
Register address	Display	/Base	Add	Iress	+ 44 <sub>1</sub>	+																			

This register sets the origin address of the logic frame of the L2 layer in frame 0. Since lower 4 bits are fixed to "0", this address is 16-byte aligned.

L2DA0 (L2 layer Display Address 0)

	Register Iddress	DisplayBaseAd	dress + 48 <sub>H</sub>
		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit f	ield name	Reserved	L2DA0
	R/W	R0	RW
Init	tial value	0	Don't care

This register sets the origin address of the L2 layer in frame 0. For the direct color mode (16 bits/pixel), the lower 1 bit is "0" and this address is 2-byte aligned.

L2OA1 (L2 layer Origin Address 1)

Register address	DisplayBaseAdo	dress + 4C <sub>H</sub>	
Bit number	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	3 2 1 0
Bit field name	Reserved	L2OA1	
R/W	R0	RW	R0
Initial value	0	Don't care	0000

This register sets the origin address of the logic frame of the L2 layer in frame 1. Since lower 4-bits are fixed to "0", this address is 16-byte aligned.

L2DA1 (L2 layer Display Address 1)

	.	.op.a, / .aa.ooo	-1
	Register address	DisplayBaseAd	dress + 50 <sub>H</sub>
Ī	Bit number	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	Bit field name	Reserved	L2DA1
I	R/W	R0	RW
	Initial value	0	Don't care

This register sets the origin address of the L2 layer in frame 1. For the direct color mode (16 bits/pixel), the lower 1 bit is "0" and this address is 2-byte aligned.

L2DX (L2 layer Display position X)

Register address	Disp	layBa	seAdo	dress	+ 54⊦	ł										
Bit number	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Bit field name		Reserved L2DX														
R/W		R0 RW														
Initial value		0 Don't care														

This register sets the display starting position (X coordinates) of the L2 layer on the basis of the origin of the logic frame in pixels.

L2DY (L2 layer Display position Y)

Register address	Disp	layBa	seAdo	dress	+ 56⊦	1								
Bit number	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0												
Bit field name		Rese	erved							L2	DY			
R/W		R0 RW												
Initial value		0 Don't care												

This register sets the display starting position (Y coordinates) of the L2 layer on the basis of the origin of the logic frame in pixels.

L2WX (L2 layer Window position X)

Register address	Disp	layBa	seAdo	dress	+ 134	1 <sub>H</sub>								
Bit number	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0												
Bit field name		Rese	erved							L2\	ΝX			
R/W		R0 RW												
Initial value		0 Don't care												

This register sets the X coordinates of the display position of the L2 layer window.

L2WY (L2 layer Window position Y)

Register address	Disp	layBa	seAdo	dress	+ 136	Эн										
Bit number	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Bit field name		Reserved L2WY														
R/W		R0 RW														
Initial value		0 Don't care														

This register sets the Y coordinates of the display position of the L2 layer window.

L2WW (L2 layer Window Width)

	· \			••••												
	Register address	Disp	layBa	seAd	dress	+ 138	Зн									
	Bit number	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0													
	Bit field name		Rese	erved							L2'	WW				
ſ	R/W		RO RW													
	Initial value		0 Don't care													

This register controls the horizontal direction display size (width) of the L2 layer window. Do not specify "0".

L2WH (L2 layer Window Height)

Register address	Disp	layBa	seAdo	dress	+ 13/	<b>\</b> н										
Bit number	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Bit field name		Reserved L2WH														
R/W		R0 RW														
Initial value		0 Don't care														

This register controls the vertical direction display size (height) of the L2 layer window. Setting value + 1 is the height.

L3M (L3 layer Mode)

Register address	D	isplay	BaseAddress + 58 <sub>H</sub>	ł									
Bit number	31	30 29	80 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10  9  8  7  6  5  4  3  2  1  0										
Bit field name	L3C	L3FLP	Reserved	L3W	Reserved	L3H							
R/W	RW	R0	RO RO RW RO RW										
Initial value	0	0	0 Don't care 0 Don't care										

Bit 11 to 0 L3H (L3 layer Height)

Specifies the height of the logic frame of the L3 layer in pixel units. Setting value + 1

is the height

Bit 23 to 16 L3W (L3 layer memory Width)

Sets the memory width (stride) of the logic frame of the L3 layer in 64-byte units

Bit 30 and 29 L3FLP (L3 layer Flip mode)

Sets flipping mode for L3 layer

00 Displays frame 0

01 Displays frame 1

10 Switches frame 0 and 1 alternately for display

11 Reserved

Bit 31 L3C (L3 layer Color mode)

Sets the color mode for L3 layer

0 Indirect color (8 bits/pixel) mode

1 Direct color (16 bits/pixel) mode

L3EM (L3 layer Extended Mode)

Register address	Disp	layBaseAddress	+ 140 <sub>H</sub>										
Bit number	31 30	29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10    4   3   2   1   0											
Bit field name	L3EC	Reserved	L3PB	Reserved L30N	/ L3WP								
R/W	RW	W RO RW RO RW											
Initial value	00	0 0 0 0 0											

Bit 0 L3 WP (L3 layer Window Position enable)

Selects the display position of L3 layer

0 Compatibility mode display (MR layer supported)

1 Window display

Bit 1 L3OM (L3 layer Overlay Mode)

Selects the overlay mode for L3 layer

0 Compatibility mode

1 Extended mode

Bit 23 to 20 L3PB (L3 layer Palette Base)

Shows the value added to the index when subtracting palette of L3 layer.  $\,$  16 times of

setting value is added.

Bit 31 and 30 L3EC (L3 layer Extended Color mode)

Sets extended color mode for L3 layer

00 Mode determined by L3C

01 Direct color (24 bits/pixel) mode

1x Reserved

L3OA0 (L3 layer Origin Address 0)

Initial value	0	0 Don't care								
R/W	R0	RW	R0							
Bit field name	Reserved	Reserved L3OA0								
Bit number	31 30 29 28 27 26	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10  9  8  7   6  5   4								
Register address	DisplayBaseAdo	dress + 5C <sub>H</sub>								

This register sets the origin address of the logic frame of the L3 layer in frame 0. Since lower 4 bits are fixed to "0", this address is 16-byte aligned.

L3DA0 (L3 layer Display Address 0)

			,
	Register address	DisplayBaseAdo	dress + 60 <sub>H</sub>
Е	Bit number	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bi	t field name	Reserved	L3DA0
	R/W	R0	RW
lı	nitial value	0	Don't care

This register sets the origin address of the L3 layer in frame 0. For the direct color mode (16 bits/pixel), the lower 1 bit is "0" and this address is 2-byte aligned.

L3OA1 (L3 layer Origin Address 1)

Register address	DisplayBaseAdo	dress + 64 <sub>H</sub>	
Bit number	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	3 2 1 0
Bit field name	Reserved	L3OA1	
R/W	R0	RW	R0
Initial value	0	Don't care	0000

This register sets the origin address of the logic frame of the L3 layer in frame 1. Since lower 4-bits are fixed to "0", this address is 16-byte aligned.

L3OA1 (L3 layer Display Address 1)

٠.	()		·1
	Register address	DisplayBaseAdo	dress + 68 <sub>H</sub>
	Bit number	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	Bit field name	Reserved	L3DA1
	R/W	R0	RW
	Initial value	0	Don't care

This register sets the origin address of the L3 layer in frame 1. For the direct color mode (16 bits/pixel), the lower 1 bit is "0" and this address is 2-byte aligned.

L3DX (L3 layer Display position X)

Register address	Disp	DisplayBaseAddress + 6C <sub>H</sub>														
Bit number	15	5 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Bit field name		Rese	erved L3DX													
R/W		R	20		RW											
Initial value		(	)	•						Don'	care	•	•			

This register sets the display starting position (X coordinates) of the L3 layer on the basis of the origin of the logic frame in pixels.

L3DY (L3 layer Display position Y)

Register address	Displ	DisplayBaseAddress + 6E <sub>H</sub>														
Bit number	15	5 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Bit field name		Rese	Reserved L3DY													
R/W		R	80		RW											
Initial value		(	)		Don't care											

This register sets the display starting position (Y coordinates) of the L3 layer on the basis of the origin of the logic frame in pixels.

L3WX (L3 layer Window position X)

Register address	Disp	DisplayBaseAddress + 144 <sub>H</sub>														
Bit number	15	5 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Bit field name		Rese	erved	ved L3WX												
R/W		R	80		RW											
Initial value		(	)			Don't care										

This register sets the X coordinates of the display position of the L3 layer window.

L3WY (L3 layer Window position Y)

_	25 layer tributing position 1/																
	Register address	Disp	DisplayBaseAddress + 146 <sub>H</sub>														
E	Bit number	15	5 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Bi	t field name		Rese	erved	L3WY												
	R/W		R	80							R\	N					
	nitial value		(	)			Don't care										

This register sets the Y coordinates of the display position of the L3 layer window.

L3WW (L3 layer Window Width)

\ <u>_</u>		naon many															
Register address	Disp	DisplayBaseAddress + 148 <sub>H</sub> 15															
Bit number	15																
Bit field name		Reserved L3WW															
R/W		R	80		RW												
Initial value		(	)		Don't care												

This register controls the horizontal direction display size (width) of the L3 layer window. Do not specify "0".

L3WH (L3-layer Window Height)

Register address	Disp	DisplayBaseAddress + 14A <sub>H</sub>														
Bit number	15	5   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0														
Bit field name		Rese	erved	L3WH												
R/W		R	0.0		RW											
Initial value		(	)		Don't care											

This register controls the vertical direction display size (height) of the L3 layer window. Setting value + 1 is the height.

L4M (L4 layer Mode)

Register address	Di	spl	ayl	Bas	seA	٩dc	dre	ess	+ 7	0н																		
Bit number	31	30	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0															0										
Bit field name	L4C	L4F	LP	Reserved         L4W         Reserved         L4H																								
R/W	RW	R\	W			R0						R۱	Ν					R	0				R	W				
Initial value						0					Do	on't	ca	re				C	)			D	on'	t ca	re			

Bit 11 to 0 L4H (L4 layer Height)

Specifies the height of the logic frame of the L4 layer in pixel units. Setting value + 1

is the height

Bit 23 to 16 L4W (L4 layer memory Width)

Sets the memory width (stride) logic frame of the L4 layer in 64-byte units

Bit 30 and 29 L4FLP (L4 layer Flip mode)

Sets flipping mode for L4 layer

00 Displays frame 0

01 Displays frame 1

10 Switches frame 0 and 1 alternately for display

11 Reserved

Bit 31 L4C (L4 layer Color mode)

Sets the color mode for L4 layer

0 Indirect color (8 bits/pixel) mode

1 Direct color (16 bits/pixel) mode

L4EM (L4 layer Extended Mode)

Register address	Disp	layBaseAddress	+ 150 <sub>H</sub>			
	31 30	29 28 27 26 25 24	23 22 21 20	19 18 17 16 15 14 13 12 11 10 4 3 2	1	0
Bit field name	L4EC			Reserved	L4OM	L4WP
R/W	RW	R0	RW	R0	RW	RW
Initial value	00	0	0	0	0	0

Bit 0 L4 WP (L4 layer Window Position enable)

Selects the display position of L4 layer

0 Compatibility mode display (BL layer supported)

1 Window display

Bit 1 L4OM (L4 layer Overlay Mode)

Selects the overlay mode for L4 layer

0 Compatibility mode

1 Extended mode

Bit 23 to 20 L4PB (L4 layer Palette Base)

Shows the value added to the index when subtracting palette of L4 layer.  $\,$  16 times of

setting value is added.

Bit 31 and 30 L4EC (L4 layer Extended Color mode)

Sets extended color mode for L4 layer

00 Mode determined by L4C

01 Direct color (24 bits/pixel) mode

1x Reserved

L4OA0 (L4 layer Origin Address 0)

Register address	DisplayBaseAdd	dress + 74 <sub>H</sub>	
Bit number	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	3 2 1 0
Bit field name	Reserved	L4OA0	
R/W	R0	RW	R0
Initial value	0	0000	

This register sets the origin address of the logic frame of the L4 layer in frame 0. Since lower 4 bits are fixed to "0", this address is 16-byte aligned.

L4DA0 (L4 layer Display Address 0)

Register address	DisplayBaseAd	dress + 78 <sub>H</sub>
Bit number	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	Reserved	L4DA0
R/W	R0	RW
Initial value	0	Don't care

This register sets the origin address of the L4 layer in frame 0. For the direct color mode (16 bits/pixel), the lower 1 bit is "0" and this address is 2-byte aligned.

L4OA1 (L4 layer Origin Address 1)

	Register address	DisplayBaseAdo	dress + 7C <sub>H</sub>	
	Bit number	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	3 2 1 0
Ι	Bit field name	Reserved	L4OA1	
	R/W	R0	RW	R0
	Initial value	0	Don't care	0000

This register sets the origin address of the logic frame of the L4 layer in frame 1. Since lower 4-bits are fixed to "0", this address is 16-byte aligned.

L4OA1 (L4 layer Display Address 1)

٠.			
	Register address	DisplayBaseAdo	dress + 80 <sub>H</sub>
	Bit number	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	Bit field name	Reserved	L4DA1
	R/W	R0	RW
	Initial value	0	Don't care

This register sets the origin address of the L4 layer in frame 1. For the direct color mode (16 bits/pixel), the lower 1 bit is "0" and this address is 2-byte aligned.

L4DX (L4 layer Display position X)

Register address	Displ	layBa	seAdo	dress	+ 84 <sub>H</sub>											
Bit number	15															
Bit field name																
R/W		R	0							R	W					
Initial value	0 Don't care										·					

This register sets the display starting position (X coordinates) of the L4 layer on the basis of the origin of the logic frame in pixels.

L4DY (L4 layer Display position Y)

Register address	Displ	ayBa	seAdo	dress	+ 86н											
Bit number	15	5   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0														
Bit field name		Reserved L4DY														
R/W		R	80							R	W					
Initial value		(	)							Don'	t care					

This register sets the display starting position (Y coordinates) of the L4 layer on the basis of the origin of the logic frame in pixels.

L4WX (L4 layer Window position X)

Register address	Disp	layBa	seAdo	dress	+ 154	1 <sub>H</sub>									
Bit number	15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0													
Bit field name		Rese	erved							L4\	ΝX				
R/W		R	80							R'	W				
Initial value		(	)							Don't	care				

This register sets the X coordinates of the display position of the L4 layer window.

L4WY (L4 layer Window position Y)

Register address	Disp	layBa	seAd	dress	+ 156	Эн									
Bit number	15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0													
Bit field name		Rese	erved							L4\	ΝY				
R/W		F	30							R'	W				
Initial value		(	0							Don't	care				

This register sets the Y coordinates of the display position of the L4 layer window.

L4WW (L4 layer Window Width)

<u> (=a.)                                </u>			· • · · · /_												
Register address	Disp	layBa	seAd	dress	+ 158	Вн									
Bit number	15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0													
Bit field name		Rese	erved							L4\	۸W				
R/W		R	80							R	W				
Initial value		(	)							Don'	t care				

This register controls the horizontal direction display size (width) of the L4 layer window. Do not specify "0".

L4WH (L4 layer Window Height)

Register address	Disp	layBa	seAdo	dress	+ 15/	<b>\</b> н									
Bit number	15														
Bit field name		Rese	erved							L4	ΝH				
R/W		R	0.0							R	W				
Initial value		(	)							Don'	care				

This register controls the vertical direction display size (height) of the L4 layer window. Setting value + 1 is the height.

L5M (L5 layer Mode)

Register address	Di	isplay	BaseAddress	+ 88 <sub>H</sub>												
Bit number	31	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Bit field name	L5C	L5FLP	Reserved	L5W	Reserved	L5H										
R/W	RW	RW	R0	RW	R0	RW										
Initial value			0	Don't care	0	Don't care										

Bit 11 to 0 L5H (L5 layer Height)

Specifies the height of the logic frame of the L5 layer in pixel units. Setting value + 1 is the height

is the height

Bit 23 to 16 L5W (L5 layer memory Width)

Sets the memory width (stride) logic frame of the L5 layer in 64-byte units

Bit 30 and 29 L5FLP (L5 layer Flip mode)

Sets flipping mode for L5 layer

00 Displays frame 0

01 Displays frame 1

10 Switches frame 0 and 1 alternately for display

11 Reserved

Bit 31 L5C (L5 layer Color mode)

Sets the color mode for L5 layer

0 Indirect color (8 bits/pixel) mode

1 Direct color (16 bits/pixel) mode

L5EM (L5 layer Extended Mode)

Register address	Disp	olayBa	seAdo	dres	ss + ′	160	Н													
Bit number	31 30	29 28	27 26	25	24 23	3 22	21 2	20 1	19 18	17 1	6 15	14 1	3 12	11	10	 4	3	2	1	0
Bit field name	L5EC	;	Reserved												L5OM	L5WP				
R/W	RW		R0 F												RW	RW				
Initial value	00		0														0			

Bit 0 L5 WP (L5 layer Window Position enable)

Selects the display position of L5 layer

- 0 Compatibility mode display (BR layer supported)
- 1 Window display

Bit 1 L5OM (L5 layer Overlay Mode)

Selects the overlay mode for L5 layer

- 0 Compatibility mode
- 1 Extended mode

Bit 31 to 30 L5EC (L5 layer Extended Color mode)

Sets extended color mode for L5 layer

- 00 Mode determined by L5C
- 01 Direct color (24 bits/pixel) mode
- 1x Reserved

L5OA0 (L5 layer Origin Address 0)

R/W Initial value	R0 0	RW Don't care	R0 0000												
D/M/	D0	DIA	DO												
Bit field name	Reserved														
Bit number	31 30 29 28 27 26	029 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5													
Register address	DisplayBaseAdo	dress + 8C <sub>H</sub>													

This register sets the origin address of the logic frame of the L5 layer in frame 0. Since lower 4 bits are fixed to "0", this address is 16-byte aligned.

L5DA0 (L5 layer Display Address 0)

Register address	DisplayBase	ddress + 90 <sub>H</sub>														
Bit number	31 30 29 28 27	29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Bit field name	Reserved															
R/W	R0	RW														
Initial value	0	0 Don't care														

This register sets the origin address of the L5 layer in frame 0. For the direct color mode (16 bits/pixel), the lower 1 bit is "0" and this address is 2-byte aligned.

L5OA1 (L5 layer Origin Address 1)

٠.	. 1-0	g /a	7	
	Register address	DisplayBaseAdo	dress + 94 <sub>H</sub>	
	Ditnumbar	24 2020 20 2720		2 2 4 0
	Bit number	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10  9  8  7   6  5   4	3 2 1 0
	Bit field name	Reserved	L5OA1	
	R/W	R0	RW	R0
	Initial value	0	Don't care	0000

This register sets the origin address of the logic frame of the L5 layer in frame 1. Since lower 4-bits are fixed to "0", this address is 16-byte aligned.

L5OA1 (L5 layer Display Address 1)

٠.	. 1-0		·1
	Register address	DisplayBaseAdo	dress + 98 <sub>H</sub>
	Bit number	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	Bit field name	Reserved	L5DA1
	R/W	R0	RW
	Initial value	0	Don't care

This register sets the origin address of the L5 layer in frame 1. For the direct color mode (16 bits/pixel), the lower 1 bit is "0" and this address is 2-byte aligned.

L5DX (L5 layer Display position X)

Register address	Displ	layBa	seAdo	dress	+ 9C <sub>H</sub>	I										
Bit number	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Bit field name		Rese	erved							L5l	DX					
R/W		R	20							R'	W					
Initial value		(	)	•				•		Don't	care	•	•			

This register sets the display starting position (X coordinates) of the L5 layer on the basis of the origin of the logic frame in pixels.

L5DY (L5 layer Display position Y)

Register address	Displ	ayBa	seAdo	lress ·	+ 9E <sub>H</sub>										
Bit number	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0													
Bit field name															
R/W		R	80							R	W				
Initial value		(	)							Don'	t care				

This register sets the display starting position (Y coordinates) of the L5 layer on the basis of the origin of the logic frame in pixels.

L5WX (L5 layer Window position X)

Register address	Disp	layBa	seAd	dress	+ 164	1 <sub>H</sub>										
Bit number	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Bit field name		Rese	erved							L5\	ΝX					
R/W		R	80							R	W					
Initial value		(	)							Don'	care					

This register sets the X coordinates of the display position of the L5 layer window.

L5WY (L5 layer Window position Y)

Register address	Disp	layBa	seAdo	dress	+ 166	Эн										
Bit number	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Bit field name		Rese	erved							L5\	ΝY					
R/W		F	80							R'	W					
Initial value		(	)							Don't	care					

This register sets the Y coordinates of the display position of the L5 layer window.

L5WW (L5 layer Window Width)

VV (ES layer V	VIII GC	, 44 441	util														
Register address	Disp	layBa	seAd	dress	+ 168	Зн											
Bit number	15	14	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Bit field name		Rese	erved									L5V	٧W				
R/W		R	80									R\	W				
Initial value		(	)									Don't	care				

This register controls the horizontal direction display size (width) of the L5 layer window. Do not specify "0".

L5WH (L5 layer Window Height)

Register address	Disp	layBa	seAdo	dress	+ 16	<b>Ч</b> н										
Bit number	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Bit field name		Reserved L5WH														
R/W		R0 RW														
Initial value		(	)							Don'	care					

This register controls the vertical direction display size (height) of the L5 layer window. Setting value + 1 is the height.

**CUTC (Cursor Transparent Control)** 

Register address	Disp	layBa	seAdo	dress	+ A0 <sub>1</sub>	1										
Bit number	15														0	
Bit field name		Reserved CUZT CUTC														
R/W				R0				RW				R'	W			
Initial value				0				Don't				Don't	care			
								care								

Bit 7 to 0 CUTC (Cursor Transparent Code)

Sets color code handled as transparent code

Bit 8 CUZT (Cursor Zero Transparency)

Defines handling of color code 0

0 Code 0 as transparency color

1 Code 0 as non-transparency color

**CPM (Cursor Priority Mode)** 

Register address	DisplayBa	seAddress	+ A2 <sub>H</sub>											
Bit number	7	7 6 5 4 3 2 1 (												
Bit field name	Rese	erved	CEN1	CEN0	Rese	erved	CUO1	CUO0						
R/W	F	80	RW	RW	F	10	RW	RW						
Initial value	(	0	0	0	(	)	0	0						

This register controls the display priority of cursors. Cursor 0 is always preferred to cursor 1.

Bit 0 CUO0 (Cursor Overlap 0)

Sets display priority between cursor 0 and pixels of Console layer

0 Puts cursor 0 at lower than L0 layer.

1 Puts cursor 0 at higher than L0 layer.

Bit 1 CUO1 (Cursor Overlap 1)

Sets display priority between cursor 1 and C layer

0 Puts cursor 1 at lower than L0 layer.

1 Puts cursor 1 at lower than L0 layer.

Bit 4 CEN0 (Cursor Enable 0)

Sets enabling display of cursor 0

0 Disabled

1 Enabled

Bit 5 CEN1 (Cursor Enable 1)

Sets enabling display of cursor 1

0 Disabled

1 Enabled

**CUOA0 (Cursor-0 Origin Address)** 

Register address	DisplayBaseAd	dress + A4 <sub>H</sub>	
Bit number	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	3 2 1 0
Bit field name	Reserved	CUOA0	
R/W	R0	RW	R0
Initial value	0	Don't care	0000

This register sets the start address of the cursor 0 pattern. Since lower 4 bits are fixed to "0", this address is 16-byte aligned.

**CUX0 (Cursor-0 X position)** 

Register address	Disp	layBa	seAdo	dress	+ A8⊦	1										
Bit number	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Bit field name		Reserved CUX0														
R/W		R	80							R	W					
Initial value		(	)							Don't	care					

This register sets the display position (X coordinates) of the cursor 0 in pixels. The reference position of the coordinates is the top left of the cursor pattern.

**CUY0 (Cursor-0 Y position)** 

Register address	Disp	layBa	seAdo	dress	+ Aa⊦	ł										
Bit number	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0													0	
Bit field name		5   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0   Reserved CUY0														
R/W		R	80							R	W					
Initial value		(	)							Don'	care					

This register sets the display position (Y coordinates) of the cursor 0 in pixels. The reference position of the coordinates is the top left of the cursor pattern.

**CUOA1 (Cursor-1 Origin Address)** 

Register address	DisplayBaseAdo	dress + AC <sub>H</sub>	
Bit number	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	3 2 1 0
Bit field name	Reserved	CUOA1	
R/W	R0	RW	R0
Initial value	0	Don't care	0000

This register sets the start address of the cursor 1 pattern. Since lower 4 bits are fixed to "0", this address is 16-byte aligned.

**CUX1 (Cursor-1 X position)** 

Register address	Disp	layBa	seAdo	dress	+ B0 <sub>1</sub>	-1										
Bit number	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
Bit field name		Reserved CUX1														
R/W		R	80							R	W					
Initial value		(	)							Don'	care					

This register sets the display position (X coordinates) of the cursor 1 in pixels. The reference position of the coordinates is the top left of the cursor pattern.

**CUY1 (Cursor-1 Y position)** 

Register address	Disp	layBa	seAdo	dress	+ B2 <sub>1</sub>	1										
Bit number	15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0													0	
Bit field name		Reserved CUY1														
R/W		R	80							R	W					
Initial value		(	)							Don'	care					

This register sets the display position (Y coordinates) of the cursor 1 in pixels. The reference position of the coordinates is the top left of the cursor pattern.

**DLS (Display Layer Select)** 

Register address	D	isp	lay	Base	Addı	ess	+	180	)н																				
Bit number	31	30	29		25 2	4 23	3 22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field name			Res	serve	d		DI	_S5			DL	S4			DL	.S3			DL	32			DL	.S1			DS	LO	
R/W				R0	R		RW		R0		RW	′	R0	I	RW		R0	F	RW		R0		RW		R0	- 1	RW		
Initial value		R0						101				100	)		(	011			(	10				001			(	000	

This register defines the blending sequence.

Bit 3 to 0 DSL0 (Display Layer Select 0)

Selects the top layer subjected to blending.

0000 L0 layer

0001 L1 layer

: :

0101 L5 layer

0110 Reserved

. .

0110 Reserved

0111 Not selected

Bit 7 to 4 DSL1 (Display Layer Select 1)

Selects the second layer subjected to blending. The bit values are the same as DSL0.

Bit 11 to 8 DSL2 (Display Layer Select 2)

Selects the third layer subjected to blending. The bit values are the same as DSL0.

Bit 15 to 12 DSL3 (Display Layer Select 3)

Selects the fourth layer subjected to blending. The bit values are the same as DSL0.

Bit 19 to 16 DSL4 (Display Layer Select 4)

Selects the fifth layer subjected to blending. The bit values are the same as DSL0.

Bit 23 to 20 DSL5 (Display Layer Select 5)

Selects the bottom layer subjected to blending. The bit values are the same as DSL0.

**DBGC (Display Background Color)** 

Register address	DisplayBaseAddre	ss + 184 <sub>H</sub>												
Bit number	1 30 29 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1													
Bit field name														
R/W	R0													
Initial value														

This register specifies the color to be displayed in areas outside the display area of each layer on the window.

Bit 7 to 0 DBGB (Display Background Blue)

Specifies the blue level of the background color.

Bit 15 to 8 DBGG (Display Background Green)

Specifies the green level of the background color.

Bit 23 to 16 DBGR (Display Background Red)

Specifies the red level of the background color.

L0BLD (L0 Blend)

Register address	D	isp	lay	/Ba	seAd	dre	ss +	В4	Н																
Bit number	31	30	29	28		20	19 18	17	16	15	14	13	12 1	1 1	0	9	8	7	6	5	4	3	2	1	0
Bit field name				R	eserve	ed			L0BE	L0BS	L0BI	L0BP	R	ese	erv	ed					L0	BR			
R/W					R0				RW	RW	RW	RW		F	0						R'	W			
Initial value									0	0	0	0									(	)			

This register specifies the blend parameters for the L0 layer. This register corresponds to BRATIO or BMODE for previous products.

Bit 7 to 0 LOBR (LO layer Blend Ratio)

Sets the blend ratio. Basically, the blend ratio is setting value/256.

Bit 13 L0BP (L0 layer Blend Plane)

Specifies that the L5 layer is the blend plane.

- 0 Value of LOBR used as blend ratio
- 1 Pixel of L5 layer used as blend ratio
- Bit 14 L0BI (L0 layer Blend Increment)

Selects whether or not 1/256 is added when the blend ratio is not "0".

- 0 Blend ratio calculated as is
- 1 1/256 added when blend ratio  $\neq 0$
- Bit 15 LOBS (L0 layer Blend Select)

Selects the blend calculation expression.

- 0 Upper image  $\times$  Blend ratio + Lower image  $\times$  (1 Blend ratio)
- 1 Upper image  $\times$  (1 Blend ratio) + Lower image  $\times$  Blend ratio
- Bit 16 LOBE (L0 layer Blend Enable)

This bit enables blending.

- 0 Overlay via transparent color
- 1 Overlay via blending

Before blending, the blend mode must be specified using L0BE, and alpha must also be enabled for L0 layer display data. For direct color, alpha is specified using the MSB of data; for indirect color, alpha is specified using the MSB of palette data.

L1BLD (L1 Blend)

Register	Di	sn	lav	<sub>/</sub> Ra	seAd	dre	SS +	18	R <sub>LI</sub>																
address		υp	iu	, Du	00/10	aro			<b>ο</b> Π																
Bit number	31	30	29	28		20	19 18	3 17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field name				R	eserve	ed			L1BE	L1BS	L1BI	L1BP		Re	ser	∕ed					L1	BR			
R/W					R0				RW	RW	RW	RW			R0						R	W			
Initial value									0	0	0	0									(	)			

This register specifies the blend parameters for the L1 layer.

Bit 7 to 0 L1BR (L1 layer Blend Ratio)

Sets the blend ratio. Basically, the blend ratio is setting value/256.

Bit 13 L1BP (L1 layer Blend Plane)

Specifies that the L5 layer is the blend plane.

- 0 Value of L1BR used as blend ratio
- 1 Pixel of L5 layer used as blend ratio
- Bit 14 L1BI (L1 layer Blend Increment)

Selects whether or not 1/256 is added when the blend ratio is not "0".

- 0 Blend ratio calculated as is
- 1 1/256 added when blend ratio  $\neq 0$
- Bit 15 L1BS (L1 layer Blend Select)

Selects the blend calculation expression.

- 0 Upper image  $\times$  Blend ratio + Lower image  $\times$  (1 Blend ratio)
- 1 Upper image  $\times$  (1 Blend ratio) + Lower image  $\times$  Blend ratio
- Bit 16 L1BE (L1 layer Blend Enable)

This bit enables blending.

- 0 Overlay via transparent color
- 1 Overlay via blending

Before blending, the blend mode must be specified using L1BE, and alpha must also be enabled for L1 layer display data. For direct color, alpha is specified using the MSB of data; for indirect color, alpha is specified using the MSB of palette data.

L2BLD (L2 Blend)

Register	D	isp	ola	уВа	seAd	ldre	ess +	18	Сн																
address																									
Bit number	31	30	29	28		20	19 18	3 17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field name				R	eserve	ed			L2BE	L2BS	L2BI	L2BP		Re	ser	/ed					L2	BR			
R/W					R0				RW	RW	RW	RW			R0						R	W			
Initial value							•		0	0	0	0									(	)			

This register specifies the blend parameters for the L2 layer.

Bit 7 to 0 L2BR (L2 layer Blend Ratio)

Sets the blend ratio. Basically, the blend ratio is setting value/256.

Bit 13 L2BP (L2 layer Blend Plane)

Specifies that the L5 layer is the blend plane.

- 0 Value of L2BR used as blend ratio
- 1 Pixel of L5 layer used as blend ratio
- Bit 14 L2BI (L2 layer Blend Increment)

Selects whether or not 1/256 is added when the blend ratio is not "0".

- 0 Blend ratio calculated as is
- 1 1/256 added when blend ratio  $\neq 0$
- Bit 15 L2BS (L2 layer Blend Select)

Selects the blend calculation expression.

- 0 Upper image  $\times$  Blend ratio + Lower image  $\times$  (1 Blend ratio)
- 1 Upper image  $\times$  (1 Blend ratio) + Lower image  $\times$  Blend ratio
- Bit 16 L2BE (L2 layer Blend Enable)

This bit enables blending.

- 0 Overlay via transparent color
- 1 Overlay via blending

Before blending, the blend mode must be specified using L2BE, and alpha must also be enabled for L2 layer display data. For direct color, alpha is specified using the MSB of data; for indirect color, alpha is specified using the MSB of palette data.

L3BLD (L3 Blend)

Register	Di	sp	la	уВа	seAd	dre	ss +	19	0н																
address																									
Bit number	31	30	29	28		20	191	3 17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field name				R	eserve	ed			L3BE	L3BS	L3BI	L3BP		Res	ser	/ed					L3	BR			
R/W									RW	Rw	RW	RW									R'	W			
Initial value									0	0	0	0									(	)			

This register specifies the blend parameters for the L3 layer.

Bit 7 to 0 L3BR (L3 layer Blend Ratio)

Sets the blend ratio. Basically, the blend ratio is setting value/256.

Bit 13 L3BP (L3 layer Blend Plane)

Specifies that the L5 layer is the blend plane.

- 0 Value of L3BR used as blend ratio
- 1 Pixel of L5 layer used as blend ratio
- Bit 14 L3BI (L3 layer Blend Increment)

Selects whether or not 1/256 is added when the blend ratio is not "0".

- 0 Blend ratio calculated as is
- 1 1/256 added when blend ratio  $\neq 0$
- Bit 15 L3BS (L3 layer Blend Select)

Selects the blend calculation expression.

- 0 Upper image  $\times$  Blend ratio + Lower image  $\times$  (1 Blend ratio)
- 1 Upper image  $\times$  (1 Blend ratio) + Lower image  $\times$  Blend ratio
- Bit 16 L3BE (L3 layer Blend Enable)

This bit enables blending.

- 0 Overlay via transparent color
- 1 Overlay via blending

Before blending, the blend mode must be specified using L3BE, and alpha must also be enabled for L3 layer display data. For direct color, alpha is specified using the MSB of data; for indirect color, alpha is specified using the MSB of palette data.

L4BLD (L4 Blend)

Register address	D	isp	lay	уВа	seAd	dre	ss +	19	4 <sub>H</sub>																
Bit number	31	30	29	28		20	19 18	3 17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field name				R	eserve	ed			L4BE	L4BS	L4BI	L4BP		Res	ser	/ed					L4	BR			
R/W					R0				RW	RW	RW	RW			R0						R	W			
Initial value									0	0	0	0									(	)			

This register specifies the blend parameters for the L4 layer.

Bit 7 to 0 L4BR (L4 layer Blend Ratio)

Sets the blend ratio. Basically, the blend ratio is setting value/256.

Bit 13 L4BP (L4 layer Blend Plane)

Specifies that the L5 layer is the blend plane.

- 0 Value of L4BR used as blend ratio
- 1 Pixel of L5 layer used as blend ratio
- Bit 14 L4BI (L4 layer Blend Increment)

Selects whether or not 1/256 is added when the blend ratio is not "0".

- 0 Blend ratio calculated as is
- 1 1/256 added when blend ratio  $\neq 0$
- Bit 15 L4BS (L4 layer Blend Select)

Selects the blend calculation expression.

- 0 Upper image  $\times$  Blend ratio + Lower image  $\times$  (1 Blend ratio)
- 1 Upper image  $\times$  (1 Blend ratio) + Lower image  $\times$  Blend ratio
- Bit 16 L4BE (L4 layer Blend Enable)

This bit enables blending.

- 0 Overlay via transparent color
- 1 Overlay via blending

Before blending, the blend mode must be specified using L4BE, and alpha must also be enabled for L4 layer display data. For direct color, alpha is specified using the MSB of data; for indirect color, alpha is specified using the MSB of palette data.

L5BLD (L5 Blend)

Register	Di	sn	la	vRa	seAd	dre	20	s +	198	٦h																	
address		υp	iu	y Do	00710	uic	,,,	<u> </u>		<b>-</b> 111																	
Bit number	31	30	29	9 28		21	2	20 19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field name					Reser	vec	t				L5BE	L5BS	L5BI		R	ese	erve	d					L5	BR			
R/W					RC	)					RW	RW	RW			R	0						R	W			
Initial value					•						0	0	0														

This register specifies the blend parameters for the L5 layer.

Bit 7 to 0 L5BR (L5 layer Blend Ratio)

Sets the blend ratio. Basically, the blend ratio is setting value/256.

Bit 14 L5BI (L5 layer Blend Increment)

Selects whether or not 1/256 is added when the blend ratio is not "0".

- 0 Blend ratio calculated as is
- 1 1/256 added when blend ratio ≠ 0
- Bit 15 L5BS (L5 layer Blend Select)

Selects the blend calculation expression.

- 0 Upper image  $\times$  Blend ratio + Lower image  $\times$  (1 Blend ratio)
- 1 Upper image  $\times$  (1 Blend ratio) + Lower image  $\times$  Blend ratio
- Bit 16 L5BE (L5 layer Blend Enable)

This bit enables blending.

- 0 Overlay via transparent color
- 1 Overlay via blending

Before blending, the blend mode must be specified using L5BE, and alpha must also be enabled for L5 layer display data. For direct color, alpha is specified using the MSB of data; for indirect color, alpha is specified using the MSB of palette data.

**L0TC (L0 layer Transparency Control)** 

Register address	Displ	ауВа	seAdo	dress	+ BC⊦	H										
Bit number	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field name	L0ZT								L0TC							
R/W	RW								RW							
Initial value	0								0							

This register sets the transparent color for the L0 layer. Color set by this register is transparent in blend mode. When LOTC = 0 and LOZT = 0, color 0 is displayed in black (transparent).

This register corresponds to the CTC register for previous products.

Bit 14 to 0 LOTC (L0 layer Transparent Color)

Sets transparent color code for the L0 layer. In indirect color mode (8 bits/pixel) bits 7 to 0 are used.

Bit 15 L0ZT (L0 layer Zero Transparency)

Sets handling of color code 0 in L0 layer

0: Code 0 as transparency color

1: Code 0 as non-transparency color

L2TC (L2 layer Transparency Control)

Register address	Disp	layBa	seAdo	dress	+ C2⊦	I										
Bit number	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field name	L2ZT								L2TC							
R/W	RW								RW							
Initial value	0								0							

This register sets the transparent color for the L2 layer.

When L2TC = 0 and L2ZT = 0, color 0 is displayed in black (transparent).

This register corresponds to the MLTC register for previous products.

Bit 14 to 0 L2TC (L2 layer Transparent Color)

Sets transparent color code for the L2 layer. In indirect color mode (8 bits/pixel) bits 7 to 0 are used.

Bit 15 L2ZT (L2 layer Zero Transparency)

Sets handling of color code 0 in L2 layer

- 0 Code 0 as transparency color
- 1 Code 0 as non-transparency color

L3TC (L3 layer Transparency Control)

Register address	Displ	layBa	seAdo	dress	+ C0⊦	ł										
Bit number	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field name	L3ZT								L3TC							
R/W	RW								RW							
Initial value	0								0							

This register sets the transparent color for the L3 layer. When L3TC = 0 and L3ZT = 0, color 0 is displayed in black (transparent).

This register corresponds to the MLTC register for previous products.

Bit 14 to 0 L3TC (L3 layer Transparent Color)

Sets transparent color code for the L3 layer. In indirect color mode (8 bits/pixel) bits 7 to 0 are used.

Bit 15 L3ZT (L3 layer Zero Transparency)

Sets handling of color code 0 in L3 layer

0 Code 0 as transparency color

1 Code 0 as non-transparency color

**L0ETC (L0 layer Extend Transparency Control)** 

Register address	Disp	layl	За	seA	۸dd	lre	ss	+ 1	ΑC	)н																					
Bit number	31	30	29	28		24	23	22	21	20	19	18	17	16	3 15	5 1	4 13	3 1	2	11	10	9	8	7	6	5	4	3	2	1	0
Bit field name	L0ETZ		Res	serv	⁄ed													L	0T	EC											
R/W	RW			R0															R۷	٧											
Initial value	0																		0												

This register sets the transparent color for the L0 layer. The 24 bits/pixel transparent color is set using this register. The lower 15 bits of this register are physically the same as L0TC. Also, L0ETZ is physically the same as L0TZ.

When L0ETC = 0 and L0EZT = 0, color 0 is displayed in black (transparent).

Bit 23 to 0 L0ETC (L0 layer Extend Transparent Color)

Sets transparent color code for the L0 layer. In indirect color mode (8 bits/pixel) bits 7 to 0 are used.

Bit 31 L0EZT (L0 layer Extend Zero Transparency)

Sets handling of color code 0 in L0 layer

0 Code 0 as transparency color

1 Code 0 as non-transparency color

L1ETC (L1 layer Extend Transparency Control)

Register address	Disp	layBaseAddre	ess + 1A4 <sub>H</sub>
Bit number	31	30 29 28 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	L1ETZ	Reserved	L1TEC
R/W	RW	R0	RW
Initial value	0		0

This register sets the transparent color for the L1 layer. When L1ETC = 0 and L1EZT = 0, color 0 is displayed in black (transparent).

For YCbCr display, transparent color checking is not performed; processing is always performed assuming that transparent color is not used.

Bit 23 to 0 L1ETC (L1 layer Extend Transparent Color)

Sets transparent color code for the L1 layer. In indirect color mode (8 bits/pixel) bits 7 to 0 are used.

Bit 31 L1EZT (L1 layer Extend Zero Transparency)

Sets handling of color code 0 in L1 layer

0 Code 0 as transparency color

1 Code 0 as non-transparency color

L2ETC (L2 layer Extend Transparency Control)

Register address	Disp	layBaseAddre	ss + 1A8 <sub>H</sub>
Bit number	31	30 29 28 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	L2ETZ	Reserved	L2TEC
R/W	RW	R0	RW
Initial value	0		0

This register sets the transparent color for the L2 layer. The 24 bits/pixel transparent color is set using this register. The lower 15 bits of this register are physically the same as L2TC. Also, L2ETZ is physically the same as L2TZ.

When L2ETC = 0 and L2EZT = 0, color 0 is displayed in black (transparent).

Bit 23 to 0 L2ETC (L2 layer Extend Transparent Color)

Sets transparent color code for the L2 layer. In indirect color mode (8 bits/pixel) bits 7 to 0 are used.

Bit 31 L2EZT (L2 layer Extend Zero Transparency)

Sets handling of color code 0 in L2 layer

0 Code 0 as transparency color

1 Code 0 as non-transparency color

L3ETC (L3 layer Extend Transparency Control)

Register address	Disp	layBaseAddre	ss + 1AC <sub>H</sub>
Bit number	31	30 29 28 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	L3ETZ	Reserved	L3TEC
R/W	RW	R0	RW
Initial value	0		0

This register sets the transparent color for the L3 layer. The 24 bits/pixel transparent color is set using this register. The lower 15 bits of this register are physically the same as L3TC. Also, L3ETZ is physically the same as L3TZ.

When L3ETC = 0 and L3EZT = 0, color 0 is displayed in black (transparent).

Bit 23 to 0 L3ETC (L3 layer Extend Transparent Color)

Sets transparent color code for the L3 layer. In indirect color mode (8 bits/pixel) bits 7 to 0 are used.

Bit 31 L3EZT (L3 layer Extend Zero Transparency)

Sets handling of color code 0 in L3 layer

- 0 Code 0 as transparency color
- 1 Code 0 as non-transparency color

L4ETC (L4 layer Extend Transparency Control)

Register address	Disp	layBaseAddre	ss + 1B0 <sub>H</sub>
Bit number	31	30 29 28 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	L4ETZ	Reserved	L4TEC
R/W	RW	R0	RW
Initial value	0		0

This register sets the transparent color for the L4 layer. This register sets the transparent color for the L4 layer. When L4ETC = 0 and L4EZT = 0, color 0 is displayed in black (transparent).

Bit 23 to 0 L4ETC (L4 layer Extend Transparent Color)

Sets transparent color code for the L4 layer. In indirect color mode (8 bits/pixel) bits 7 to 0 are used.

Bit 31 L4EZT (L4 layer Extend Zero Transparency)

Sets handling of color code 0 in L4 layer

- 0 Code 0 as transparency color
- 1 Code 0 as non-transparency color

L5ETC (L5 layer Extend Transparency Control)

Register address	Disp	layBaseAddre	ss + 1B4 <sub>H</sub>
Bit number	31	30 29 28 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	L5ETZ	Reserved	L5TEC
R/W	RW	R0	RW
Initial value	0		0

This register sets the transparent color for the L5 layer. This register sets the transparent color for the L5 layer. When L5ETC = 0 and L5EZT = 0, color 0 is displayed in black (transparent).

Bit 23 to 0 L5ETC (L5 layer Extend Transparent Color)

Sets transparent color code for the L5 layer. In indirect color mode (8 bits/pixel) bits 7 to 0 are used.

Bit 31 L5EZT (L5 layer Extend Zero Transparency)

Sets handling of color code 0 in L5 layer

- 0 Code 0 as transparency color
- 1 Code 0 as non-transparency color

L0PAL0-255 (L0 layer Palette 0-255)

Register address	Di	splayBaseAddress	+ 400 <sub>H</sub> Display	Base	Address + 7FF <sub>H</sub>							
Bit number	31	1 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10   9   8   7   6   5   4   3   2   1   0										
Bit field name		Α	R		G		В					
R/W	RW	R0	RW	R0	RW	R0	RW	R0				
Initial value	Don't	0000000	Don't care	00	Don't care	00	Don't care	00				

These are color palette registers for L0 layer and cursors. In the indirect color mode, a color code in the display frame indicates the palette register number, and the color information set in that register is applied as the display color of that pixel. This register corresponds to the CPALn register for previous products.

Bit 7 to 2 B (Blue)

Sets blue color component

Bit 15 to 10 G (Green)

Sets green color component

Bit 23 to 18 R (Red)

Sets red color component

Bit 31 A (Alpha)

- O Blending not performed even when blending mode enabled Overlay is performed via transparent color.
- 1 Blending performed

L1PAL0-255 (L1 layer Palette 0-255)

Register address	Di	DisplayBaseAddress + 800 <sub>H</sub> DisplayBaseAddress + BFF <sub>H</sub>										
Bit number	31	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10  9  8  7  6  5  4  3  2  1  0										
Bit field name		Α	R		G		В					
R/W	RW	R0	RW	RW	R0	RW	R0					
Initial value	Don't	0000000	Don't care	00	Don't care	00	Don't care	00				

These are color palette registers for L1 layer and cursors. In the indirect color mode, a color code in the display frame indicates the palette register number, and the color information set in that register is applied as the display color of that pixel. This register corresponds to the MBPALn register for previous products.

Bit 7 to 2 B (Blue)

Sets blue color component

Bit 15 to 10 G (Green)

Sets green color component

Bit 23 to 18 R (Red)

Sets red color component

Bit 31 A (Alpha)

- Blending not performed even when blending mode enabled Overlay is performed via transparent color.
- 1 Blending performed

L2PAL0-255 (L2 layer Palette 0-255)

Register address	Di	DisplayBaseAddress + 1000 <sub>H</sub> DisplayBaseAddress + 13FF <sub>H</sub>										
Bit number	31	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10  9  8  7  6  5  4  3  2  1  0										
Bit field name		Α	R		G		В					
R/W	RW	R0	RW	R0	RW	R0	RW	R0				
Initial value	Don't	0000000	Don't care	00	Don't care	00	Don't care	00				

These are color palette registers for L2 layer and cursors. In the indirect color mode, a color code in the display frame indicates the palette register number, and the color information set in that register is applied as the display color of that pixel.

Bit 7 to 2 B (Blue)

Sets blue color component

Bit 15 to 10 G (Green)

Sets green color component

Bit 23 to 18 R (Red)

Sets red color component

Bit 31 A (Alpha)

- O Blending not performed even when blending mode enabled Overlay is performed via transparent color.
- 1 Blending performed

L3PAL0-255 (L3 layer Palette 0-255)

Register address	Di	DisplayBaseAddress + 1400 <sub>H</sub> DisplayBaseAddress + 17FF <sub>H</sub>										
Bit number	31	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10  9  8  7  6  5  4  3  2  1  0										
Bit field name		Α	R		G		В					
R/W	RW	R0	RW	RW	R0	RW	R0					
Initial value	Don't	0000000	Don't care	00	Don't care	00	Don't care	00				

These are color palette registers for L3 layer and cursors. In the indirect color mode, a color code in the display frame indicates the palette register number, and the color information set in that register is applied as the display color of that pixel.

Bit 7 to 2 B (Blue)

Sets blue color component

Bit 15 to 10 G (Green)

Sets green color component

Bit 23 to 18 R (Red)

Sets red color component

Bit 31 A (Alpha)

- O Blending not performed even when blending mode enabled Overlay is performed via transparent color.
- 1 Blending performed

## 11.2.4 Video Capture Registers

**VCM (Video Capture Mode)** 

Register address	C	арι	utur	еВа	seA	٩dd	res	s + (	00н															
Bit number	31	30	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10  9 8 7 6 5 4 3 2 1 0																					
Bit field name	VIE	vis	R	eser	ved		CM	Rese	ervæ	√ b	/1					Re	ese	rve	ed				VS	Rsv
R/W	RW	RW	RW RX RW RX RW RX RW RX RW R										RX											
Initial value	0		'										Χ											

This register sets the video capture mode.

Bit 31 VIE (Video Input Enable)

Enables video capture function

0: Does not capture video

1: Captures video

Bit 30 VIS (Video Input Select)

0 RBT656

1 RGB666

Bit 25 to 24 CM (Capture Mode)

Sets video capture mode

To capture vides, set these bits to "11".

00: Initial value

01: Reserved

10: Reserved

11: Capture

Bit 20 VI (Vertical Interpolation)

Sets whether to perform vertical interpolation

0: Performs vertical interpolation

The graphics are enlarged vertically by two times

1: Does not perform vertical interpolation

Bit 1 VS (Video Select)

Selects NTSC or PAL

0: NTSC

1: PAL

**CSC (Capture SCale)** 

Register address	CaputureBas	eAddress + 04 <sub>H</sub>		
Bit number	31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16	15 14 13 12 11	10 9 8 7 6 5 4 3 2 1 0
Bit field name	VSCI	VSCF	HSCI	HSCF
R/W	RW	RW	RW	RW
Initial value	00001	0000000000	00001	0000000000

This register sets the video capture enlargement/reduction ratio.

Bit 31 to 27 VSCI (Vertical SCale Integer)

Sets integer part of vertical enlargement/reduction ratio

Bit 26 to 16 VSCF (Vertical Scale Fraction)

Sets fraction part of vertical enlargement/reduction ratio

Bit 15 to 11 HSCI (Horizontal SCale Integer)

Sets integer part of horizontal enlargement/reduction ratio

Bit 10 to 0 HSCF (Horizontal SCale Fraction)

Sets fraction part of horizontal enlargement/reduction ratio

**VCS (Video Capture Status)** 

Register address	CaputureBaseAddress + 08 <sub>H</sub>									
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5	4 3 2 1 0								
Bit field name	Reserved	CE								
R/W	RX									
Initial value	Don't care 00000									

This register indicates the ITU-RBT656 SAV and EAV status.

To detect error codes, set NTSC/PAL in the VS bit of VCM. If NTSC is set, reference the number of data in the capture data count register (CDCN). If PAL is set, reference the number of data in the capture data counter register (CDCP). If the reference data does not match the stream data, or undefined Fourth word of SAV/EAV codes are detected, bits 4 to 0 of the video capture status register (VCS) will be values as follows.

## Bits 4-0 CE (Capture Error)

Indicates error occurred during video capture

Bit4	1: RBT.656 H code error (End)	0 : true
Bit3	1: RBT.656 H code error (Start)	0 : true
Bit2	1: RBT.656 undefined error (Code Bit7-0)	0 : true
Bit1	1: RBT.656 undefined error (Code Bit7-4)	0 : true
Bit0	1 : RBT.656 undefined error (Code Bit7)	0 : true

**CBM (vide Capture Buffer Mode)** 

Register address	C	aputureBaseAddress + 10	<b>)</b> н									
Bit #	31	30 29 28 27 26 25 24 23 22	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10  9  8  7   6   5   4   3   2   1   0									
Bit field name	00	Reserved	CBW	Reserved								
R/W	RW	RX	RW	Rx								
Initial value		Don't care	Don't care	Don't care								

Bit 23 to 16 CBW (Capture Buffer memory Width)

Sets memory width (stride) of capture buffer in 64 bytes

Bit 31 OO (Odd Only mode)

Specifies whether to capture odd fields only

0: Normal mode1: Odd only mode

**CBOA (video Capture Buffer Origin Address)** 

Register address	CaputureBaseAddress +	14 <sub>H</sub>	
Bit number	31 30 29 28 27 26 25 24 23	22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	3 2 1 0
Bit field name	Reserved	CBOA	
R/W	RX	RW	R0
Initial value	Don't care	Don't care	0

This register specifies the starting (origin) address of the video capture buffer.

**CBLA (video Capture Buffer Limit Address)** 

	Register address	CaputureBaseAddress +	18 <sub>H</sub>	
Ī	Bit number	31 30 29 28 27 26 25 24 23	22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	3 2 1 0
	Bit field name	Reserved	CBLA	
	R/W	RX	RW	R0
I	Initial value	Don't care	Don't care	0

This register specifies the end (limit) address of the video capture buffer.

CBLA must be larger than CBOA.

**CIHSTR (Capture Image Horizontal STaRt)** 

Register address	Сарі	CaputureBaseAddress + 1C <sub>H</sub>							
Bit number	15	5 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0							
Bit field name		Reserved CIHSTR							
R/W		RX RW							
Initial value		Don't care Don't care							

This register sets the range of the images to be written (captured) to the video capture buffer. Specify the X coordinates located in the top left of the image range as the count of pixels from the top left of the image. For reduction, apply this setting to the post-reduction image coordinates.

**CIVSTR (Capture Image Vertical STaRt)** 

Register address	Сарі	CaputureBaseAddress + 1E <sub>H</sub>														
Bit number	15	5   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0														
Bit field name			Rese	erved							CIV	STR				
R/W		RX RW														
Initial value		Don't care					Don't care									

This register sets the range of the images to be written (captured) to the video capture buffer. Specify the Y coordinates located in the top left of the image range as the count of pixels from the top left of the image. For reduction, apply this setting to the post-reduction image coordinates.

**CIHEND (Capture Image Horizontal END)** 

	2 (Captaro mago monitorizantar 2007)												
Register address	Сарі	CaputureBaseAddress + 20 <sub>H</sub>											
Bit number	15	5 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0											
Bit field name		Reserved CIHEND											
R/W		RX RW											
Initial value		Don't care					Don't care						

This register sets the range of the images to be written (captured) to the video capture buffer. Specify the X coordinates located in the bottom right of the image range as the count of pixels from the top left of the image. For reduction, apply this setting to the post-reduction image coordinates.

If the pixel at the right end of the image is not aligned on 64 bits/word boundary, extra data is written before 64 bits/word boundary.

If the width of the input image is less than the range set by this command, data is written only at the size of input image.

**CIVEND (Capture Image Vertical END)** 

Register address	Сарі	CaputureBaseAddress + 22 <sub>H</sub>							
Bit number	15	5 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0							
Bit field name		Reserved CIVEND							
R/W		RX RW							
Initial value		Don't care Don't care							

This register sets the range of the images to be written (captured) to the video capture buffer. Specify the Y coordinates located in the bottom right of the image range as the count of pixels from the top left of the original image to be input. For reduction, apply this setting to the post-reduction image coordinates.

If the count of rasters of the input image is less than the range set by this command, data is written only at the size of the input image.

**CHP (Capture Horizontal Pixel)** 

Register address	CaputureBaseAddress + 28 <sub>H</sub>								
	31   30   29   28   27   26   25   24   23   22   21   20   19   18   17   16   15   14   13   12   11   10	9 8 7 6 5 4 3 2 1 0							
Bit field name	Reserved CHP								
R/W	RX RW								
Initial value	Х	168 <sub>H</sub> (360 <sub>D</sub> )							

This register sets the count of horizontal pixels of the image output after scaling. Specify the count of horizontal pixels in 2 pixels.

**CVP (Capture Vertical Pixel)** 

Register address	CaputureBaseAd	CaputureBaseAddress + 2c <sub>H</sub>								
Bit number	31 30 29 28 27 26	1 30 29  28  27  26  25  24  23  22  21  20  19  18   17  16  15  14  13  12  11  10   9   8   7   6   5   4   3   2   1   0								
Bit field name	Reserved	Reserved CVPP Reserved CVPN								
R/W	RX RW RX RW									
Initial value	X	X 271 <sub>H</sub> (625 <sub>D</sub> ) X 20D <sub>H</sub> (525 <sub>D</sub> )								

This register sets the count of vertical pixels of the image output after scaling. The fields to be used depend on the video format to be used.

Set count of vertical pixels of output image in PAL format used

Bit 9 to 0 CVPN (Capture Vertical Pixel for NTSC)

Set count of vertical pixels of output image in NTSC format used

**CLPF (Capture Low Pass Filter)** 

Register address	CaputureBa	CaputureBaseAddress + 40 <sub>H</sub>								
Bit number	31 30 29 28	1  30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10  9  8  7  6  5  4  3  2  1  0								
Bit field name	Reserve	Reserve CVLPF Reserve CHLPF Reserve								
R/W	R0	R0 R/W R0 R/W R0								
Initial value	0	0	0	0	0					

This register sets the Low Pass Filter Coefficient. It specifies independently in 2-bit coefficient code with a luminance signal (Y) and a color-difference signal (C). A coefficient is a right-and-left symmetrical coefficient

A Vertical low path filter consists of FIR filters of three taps. A coefficient is specified in the following register.

Bit 27 to 26 CVLPF\_Y (Capture Vertical LPF coefficient Y)

Sets Y part of vertical LPF coefficient code

CVLPF_Y	K0	K1	K2
2'b00	0	1	0
2'b01	1/4	2/4	1/4
2'b10	3/16	10/16	3/16
011.4.4	D		

2'b11 Reserve

Bit 25 to 24 CVLPF\_C (Capture Vertical LPF coefficient C)

Sets C part of vertical LPF coefficient code

CVLPF_C	K0	K1	K2
2'b00	0	1	0
2'b01	1/4	2/4	1/4
2'b10	3/16	10/16	3/16
01544	Daganya		

A horizontal low path filter consists of FIR filters of five taps. A coefficient is specified in the following register.

Bit 19 to 18 CHLPF\_YI (Capture Horizontal LPF coefficient Y)

Sets Y part of horizontal coefficient code

CHLPF_Y	K0	K1	K2	K3	K4
2'b00	0	0	1	0	0
2'b01	0	1/4	2/4	1/4	0
2'b10	0	3/16	10/16	3/16	0
2'b11	3/32	8/32	10/32	10/32	3/32

Bit 17 to 16 CHLPF\_C (Capture Horizontal LPF coefficient C)

Sets C part of horizontal coefficient code

CHLPF_C	K0	K1	K2	K3	K4
2'b00	0	0	1	0	0
2'b01	0	1/4	2/4	1/4	0
2'b10	0	3/16	10/16	3/16	0
2'b11	3/32	8/32	10/32	10/32	3/32

LPF will be turned off if coefficient code 2'b00 are set up.

**CDCN (Capture Data Count for NTSC)** 

<u> </u>		,								
Register address	CaputureBaseA	CaputureBaseAddress + 4000 <sub>H</sub>								
Bit number	31 30 29 28 27 26	1 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0								
Bit field name	Reserved	Reserved BDCN Reserved VDCN								
R/W	RX RW RX RW									
Initial value	X	10f <sub>H</sub> (271 <sub>D</sub> )	Х	5A3 <sub>H</sub> (1443)						

This register sets the count of data of the input video stream in NTSC format.

Bit 25 to 16 BDCN (Blanking Data Count for NTSC)

Sets count of data processed during blanking period in NTSC format

Bit 10 to 0 VDCN (Valid Data Count for NTSC)

Sets count of data processed during valid period in NTSC format

**CDCP (Capture Data Count for PAL)** 

Register address	CaputureBaseAddress + 4004 <sub>H</sub>													
Bit #	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16	15 14 13 12 11	10 9 8 7 6 5 4 3 2 1 0										
Bit field name	Reserved	BDCP	Reserved	VDCP										
R/W	RX	RW	RX	RW										
Initial value	X	11B <sub>H</sub> (283 <sub>D</sub> )	X	5A3 <sub>H</sub> (1443)										

This register sets the count of data of the input video stream in PAL format.

Bit 25 to 16 BDCP (Blanking Data Count for PAL)

Sets count of data processed during blanking period in PAL format

Bit 10 to 0 VDCP (Valid Data Count for PAL)

Sets count of data processed during valid period in PAL format

## 11.2.5 Drawing control registers

**CTR (Control Register)** 

Register address	I	DrawBaseAddress + 400 <sub>H</sub>																														
Bit number	31	30	29	28 2	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field name								FO CE				FCNT						NF	FF FE			SS			D:		DS		F	S		
R/W							RWRW RW			R						R R R			R		?			R					R			
Initial value								0	0	0			(	)11	101			0	0	1			0	0			(	00			C	00

This register indicates drawing flags and status information. Bits 24 to 22 are not cleared until 0 is set.

Bit 1 and 0 PS (Pixel engine Status)

Indicate status of pixel engine unit

00 Idle

01 Busy

10 Reserved

11 Reserved

Bit 5 and 4 DS (DDA Status)

Indicate status of DDA

00 Idle

01 Busy

10 Busy

11 Reserved

Bit 9 and 8 SS (Setup Status)

Indicate status of Setup unit

00 Idle

01 Busy

10 Reserved

11 Reserved

Bit 12 FE (FIFO Empty)

Indicates whether data contained or not in display list FIFO

0 Valid data

No valid data

Bit 13 FF (FIFO Full)

Indicates whether display list FIFO is full or not

0 Not full

1 Full

Bit 14 NF (FIFO Near Full)

Indicates how empty the display list FIFO is

# FUJITSU LIMITED PRELIMINARY and CONFIDENTIAL

0 Empty entries equal to or more than half

1 Empty entries less than half

Bit 20 to 15 FCNT (FIFO Counter)

Indicates count of empty entries of display list FIFO (0 to 100000b)

Bit 23-22 CE (Display List Command Error)

Indicates command error occurrence

00 Normal

11 Command error detected

Bit 24 FO (FIFO Overflow)

Indicates FIFO overflow occurrence

0 Normal

1 FIFO overflow detected

IFSR (Input FIFO Status Register)

Register address	DrawBaseAddress + 404 <sub>H</sub>			
	   31  30  29  28  27  26  25  24  23  22  21  20  19  18  17  16  15  14  13  12  11  10  9  8  7  6  5  4  3	2	1	Ω
Bit field name		Z NF		
		_	_	_
R/W		R	-	K
Initial value		0	0	1

This is a mirror register for bits 14 to 12 of the CTR register.

**IFCNT (Input FIFO Counter)** 

Register address	DrawBaseAddress + 408 <sub>H</sub>	
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6	5 4 3 2 1 0
Bit field name		FCNT
R/W		R
Initial value		011101

This is a mirror register for bits 19 to 15 of the CTR register.

SST (Setup engine Status)

	Register address	DrawBaseAddress + 40C <sub>H</sub>	
	Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	1 0
E	Bit field name		SS
Г	R/W		R
	Initial value		00

This is a miller register for bits 9 to 8 of the CTR register.

**DST (DDA Status)** 

(DDA Status)		
Register	DrawBaseAddress + 410 <sub>H</sub>	
address	Diaw Daso/ (dai 033 1 +10fi	
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	1 0
Bit field name		DS
R/W		RW
Initial value		00

This is a mirror register for bits 5 to 4 of the CTR register.

**PST (Pixel engine Status)** 

Register address	DrawBaseAddress + 414 <sub>H</sub>	
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	1 0
Bit field name		PS
R/W		R
Initial value		00

This is a mirror register for bits 1 to 0 of the CTR register.

EST (Error Status)

Register address	DrawBaseAddress + 418 <sub>H</sub>	
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	1 0
Bit field name	FO PI	ECE
R/W	RW RV	w RW
Initial value	0 0	0 (

This is a mirror register for bits 24 to 22 of the CTR register.

## 11.2.6 Drawing mode registers

When write to the registers, use the **SetRegister** command. The registers cannot be accessed from the CPU.

MDR0 (Mode Register for miscellaneous)

Register address	D	rav	νBa	ase	Ac	ddre	ess	+	42	0н																						
Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	9 18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field name												ΖP				C	F						CY	СХ					В	SV	В	SH
R/W												RW				R	W						RW	RW					R	W	R'	W
Initial value												0				0	00						0	0					C	00	0	0

Bit 1 to 0 BSH (Bitmap Scale Horizontal)

Sets horizontal zoom ratio of bitmap draw

00 x1

01 x2

10 x1/2

01 Reserved

Bit 3 to 2 BSV (Bitmap Scale Vertical)

Sets vertical zoom ratio of bitmap draw

00 x

01 x2

10 x1/2

01 Reserved

Bit 8 CX (Clip X enable)

Sets X coordinates clipping mode

0 Disabled

1 Enabled

Bit 9 CY (Clip Y enable)

Sets Y coordinates clipping mode

0 Disabled

1 Enabled

Sets drawing color format

00 Indirect color mode (8 bits/pixel)

01 Direct color mode (16 bits/pixel)

Bit 20 ZP (Z Precision)

Sets the precision of the Z value used for erasing hidden planes.

16 bits/pixel

8 bits/pixel

MDR1/MDR1S/MDR1B (Mode Register for LINE/for Shadow/for Border)

Register address	DrawBa	seAddress +	424 <sub>H</sub>																
Bit number	31 30 29	28 27 26 25 2	123 22 21	20	19	18 1	7 16	15 14	4 13	12 1	1 10	9	8 7	6	5 4	3	2	1	0
Bit field name		LW		BP	BL						LOG		BM	ZW	ZCL		ZC		
R/W		RW		RW	RW						RW		RW	RW	RW		RW		
Initial value		00000		0	0					(	0011		0	0	0000	C	0		

This register sets the mode of line and pixel drawing.

This register is used for the body primitive, for the shade primitive, for the edge primitive.

The value after a drawing that involves the shade primitive, the edge primitive is the value set for MDR1.

The ZC bit of MDR1 is also used for point drawing. But in case of DrawPixelZ command, this bit automatically set to 1.

Please set ZC bit (bit 2) to 0 when draw BltCopyAltAlphaBlendP command.

Bit 1 AS (Alpha Shading mode)

Sets the shading mode for alpha.

0 Alpha flat shading

1 Alpha Gouraud shading

Bit 2 ZC (Z Compare mode)

Sets Z comparison mode

0 Disabled

1 Enabled

Bit 5 to 3 ZCL (Z Compare Logic)

Selects type of Z comparison

000 NEVER

001 ALWAYS

010 LESS

011 LEQUAL

100 EQUAL

101 GEQUAL

110 GREATER

111 NOTEQUAL

Bit 6 ZW (Z Write mode)

Sets Z write mode

0 Writes Z values.

1 Not write Z values.

Bit 8 to 7 BM (Blend Mode)

Sets blend mode

00 Normal (source copy)

01 Alpha blending

# FUJITSU LIMITED PRELIMINARY and CONFIDENTIAL

10 Drawing with logic operation

11 Reserved

Bit 12 to 9 LOG (Logical operation)

Sets type of logic operation

0000 CLEAR

0001 AND

0010 AND REVERSE

0011 COPY

0100 AND INVERTED

0101 NOP

0110 XOR

0111 OR

1000 NOR

1001 EQUIV

1010 INVERT

1011 OR REVERSE

1100 COPY INVERTED

1101 OR INVERTED

1110 NAND

1111 SET

Bit 19 BL (Broken Line)

Selects line type

0 Solid line

1 Broken line

Bit 20 BP (Broken line Period)

Selects broken line cycle

0: 32 bits

1: 24 bits

Bit 28 to 24 LW (Line Width)

Sets line width for drawing line

00000 1 pixel

00001 2 pixels

: :

11111 32 pixels

MDR2/MDR2S/MDR2TL (Mode Register for Polygon/for Shadow/for TopLeft)

Register address	Drav	vBa	se	Addr	ess	+ 4	28	Вн																					
Bit number	31 30	29	28	27 26	25	242	23	22 2 <sup>-</sup>	1 20	1	9 18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field name		Т	Т															LC	G		В	М	ZW		ZCL	-	ZC	AS	SM
R/W		R'	W															R۱	Ν		R	W	RW		RW	1	RW	RW	RW
Initial value		0	0															00	11		(	)	0	(	000	0	0	0	0

This register sets the polygon drawing mode.

This register is used for the body primitive, for the shade primitive, and for the top-left non-applicable primitive.

The value after a drawing that involves the shade primitive or the top-left non-applicable primitive is the value set for MDR2.

MDR2S register is able to use only SM=0, AS=0 and TT=00 settings.

Bit 0 SM (Shading Mode)

Sets shading mode

0 Flat shading

1 Gouraud shading

Bit 1 AS (Alpha Shading mode)

Sets alpha shading mode. This mode is enabled for only alpha.

0 Alpha flat shading

1 Alpha gouraud shading

Bit 2 ZC (Z Compare mode)

Sets Z comparison mode

0 Disabled

1 Enabled

Bit 5 to 3 ZCL (Z Compare Logic)

Selects type of Z comparison

000 NEVER

001 ALWAYS

010 LESS

011 LEQUAL

100 EQUAL

101 GEQUAL

110 GREATER

111 NOTEQUAL

Bit 6 ZW (Z Write mask)

Sets Z write mode

0 Writes Z values

Not write Z values

# FUJITSU LIMITED PRELIMINARY and CONFIDENTIAL

D:: 0 : 7	D14 (D	
Bit 8 to 7		lend Mode)
	Sets b	lend mode
	00	Normal (source copy)
	01	Alpha blending
	10	Drawing with logic operation
	11	Reserved
Bit 12 to 9	LOG (	Logical operation)
	•	ype of logic operation
	0000	CLEAR
	0001	AND
	0010	AND REVERSE
	0011	COPY
	0100	AND INVERTED
	0101	NOP
	0110	XOR
	0111	OR
	1000	NOR
	1001	EQUIV
	1010	INVERT
	1011	OR REVERSE
	1100	COPY INVERTED
	1101	OR INVERTED
	1110	NAND
	1111	SET
Bit 29 to 28	TT /T~	ovturo Tilo Coloot)
DII 29 IU 28	•	exture-Tile Select)
		s texture or tile pattern
	00	Neither used

01

10

11

Enabled tiling

Reserved

Enabled texture

**MDR3 (Mode Register for Texture)** 

Register address	DrawBaseAddress +	42C <sub>H</sub>											
Bit number	31 30 29 28 27 26 25 24	4 23 22	21 20	19 18	17 16	15 14 13 12	11 10	9 8	7 6 5	4	3	2 1	0
Bit field name	BA	Α	TAB		TBL		TWS	TWT	Т	=	TC		T
R/W	RI	Λ	RW		RW		RW	RW	R	Λ	RW		
Initial value	0	)	00		00		00	00	(		0		

This register sets the texture mapping mode.

Bit 3 TC (Texture coordinates Correct)

Sets texture coordinates correction mode

0 Disabled

1 Enabled

Bit 5 TF (Texture Filtering)

Sets type of texture interpolation (filtering)

0 Point sampling

1 Bi-linear filtering

Bit 9 and 8 TWT (Texture Wrap T)

Sets type of texture coordinates T direction wrapping

00 Repeat

01 Cramp

10 Border

11 Reserved

Bit 11 and 10 TWS (Texture Wrap S)

Sets type of texture coordinates S direction wrapping

00 Repeat

01 Cramp

10 Border

11 Reserved

Bit 17 and 16 TBL (Texture Blend mode)

Sets texture blending mode

00 De-curl

01 Modulate

10 Stencil

11 Reserved

Bit 21 and 20 TAB (Texture Alpha Blend mode)

Sets texture blending mode

The stencil mode and the stencil alpha mode are enabled only when the MDR2 register blend mode (BM) is set to the alpha blending mode. If it is not set to the alpha blending mode, the stencil mode and stencil alpha mode perform the same function as the normal mode.

# FUJITSU LIMITED PRELIMINARY and CONFIDENTIAL

- 00 Normal
- 01 Stencil
- 10 Stencil alpha
- 11 Reserved

## Bit 24 BA (Bilinear Accelerate Mode)

Improves the performance of bi-linear filtering, although a texture area of four times the default texture area is used.

- 0 Default texture area used
- 1 Texture area four times default texture area used

MDR4 (Mode Register for BLT)

Register address	DrawBaseAddress + 430 <sub>H</sub>				
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13	12 11 10 9	8 7	6 5 4 3 2	1 0
Bit field name		LOG	BM		TE
R/W		RW	RW		RW
Initial value		0011	00		0

This register controls the BLT mode.

Bit 1 TE (Transparent Enable)

Sets transparent mode

0: Not perform transparent processing

1: Not draw pixels that corresponds to set transparent color in BLT (transparancy

copy)

Note: Set the blend mode (BM) to normal.

Bit 8 to 7 BM (Blend Mode)

Sets blend mode

00 Normal (source copy)

01 Reserved

10 Drawing with logic operation

11 Reserved

Bit 12 to 9 LOG (Logical operation)

Sets logic operation

0000 CLEAR

0001 AND

0010 AND REVERSE

0011 COPY

0100 AND INVERTED

0101 NOP

0110 XOR

0111 OR

1000 NOR

1001 EQUIV

1010 INVERT

1011 OR REVERSE

1100 COPY INVERTED

1101 OR INVERTED

1110 NAND

1111 SET

MDR7 (Mode Register for Extension)

Register address	DrawBaseAddress + 43C <sub>H</sub>							
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7	6	5	4	3	2	1	0
Bit field name		LTH	EZ	GG		PGH	PTH	PZH
R/W		W	W	W		W	W	W
Initial value		1	0	0		0	0	0

This register controls the BLT mode.

Bit 0 PZH (Polygon Z Hard mask)

Sets polygon-fill Z reference mode

0: Hard mask on (compatible Orchid)1: Hard mask off (extension mode)

Bit 1 PTH (Polygon Texture Hard mask)

Sets polygon-texture mode

0: Hard mask on (compatible Orchid)1: Hard mask off (extension mode)

Bit 2 PGH (Polygon Gouraud shading Hard mask)

Sets polygon-gouraud shading mode

Hard mask on (compatible Orchid)Hard mask off (extension mode)

Bit 4 GG (Gray scale Gouraud Shading)

Sets gray scale gouraud shading mode

0: Hard mask on (compatible Orchid)1: Hard mask off (extension mode)

Bit 5 EZ (Extend Z)

Sets new Z mode

2 1 bit extend off (compatible Orchid)Z 1 bit extend on (extension mode)

Bit 6 LTH (Line Texture Hard mask)

Sets line texture mode

Hard mask on (compatible Orchid)Hard mask off (extension mode)

Note: This register is used for gray scale gourand shading. This register is changed by internal processing. Please don't set these bits except GG bit.

In case of gray scale gouraud shading drawing, please set this register to the follows.

- 1. Set this register to 0x00000050( GG bit and LTH bit equal to 1) before drawing.
- 2. Set this register to 0x00000040( LTH bit equal to 1) after drawing.

FBR (Frame buffer Base)

Register	Dr	DrawBaseAddress + 440 <sub>H</sub>																							
address	Di	awbe	130	, taai	033	, 44	ОП																		
Bit number	31	30 29	28	27 26	25	24 23	22 21	20	19 18	17	16 15	14 13	3 12	2 11	10	9	8	7	6	5	4	3	2	1	0
Bit field name												FE	BAS	Е											
R/W					RW R0																				
Initial value						Don't care					(	)													

This register stores the base address of the drawing frame.

**XRES (X Resolution)** 

	Register address	DrawBaseAddress + 444 <sub>H</sub>	
	Bit number	31 3029 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0
В	it field name		XRES
	R/W		RW
	Initial value		Don't care

This register sets the drawing frame horizontal resolution.

**ZBR (Z buffer Base)** 

Register	DrawBaseAddre	rawBaseAddress + 448 <sub>H</sub>						
address	Draw Basor taare	00 1 110 <sub>11</sub>						
Bit number	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6	5 4 3 2 1 0					
Bit field name		ZBASE						
R/W		RW	R0					
Initial value		Don't care	0					

This register sets the Z buffer base address.

**TBR (Texture memory Base)** 

110xtaro moi	nory Baccy		
Register address	DrawBaseAddre	ess + 44C <sub>H</sub>	
Bit number	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6	5 4 3 2 1 0
Bit field name		TBASE	
R/W		RW	R0
Initial value		Don't care	0

This register sets the texture memory base address.

PFBR (2D Polygon Flag-Buffer Base)

it (ZD i olygor	i i lag Ballel Be	150)	
Register address	DrawBaseAddre	ess + 450 <sub>H</sub>	
Bit number	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6	5 4 3 2 1 0
Bit field name		PFBASE	
R/W		RW	R0
Initial value		Don't care	0

This register sets the polygon flag buffer base address.

**CXMIN (Clip X minimum)** 

Register	DrawBaseAddress + 454 <sub>H</sub>	
address	Diawbase/Naticess 1 404ft	
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12	2 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name		CLIPXMIN
R/W		RW
Initial value		Don't care

This register sets the clip frame minimum X position.

CXMAX (Clip X maximum)

Register address	DrawBaseAddress + 458 <sub>H</sub>	
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0
Bit field name		CLIPXMAX
R/W		RW
Initial value		Don't care

This register sets the clip frame maximum X position.

CYMIN (Clip Y minimum)

Register address	DrawBaseAddress + 45C <sub>H</sub>	
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0
Bit field name		CLIPYMIN
R/W		RW
Initial value		Don't care

This register sets the clip frame minimum Y position.

CYMAX (Clip Y maximum)

<u> (                             </u>		uxiiii uiii j	
Registe		DrawBaseAddress + 460 <sub>H</sub>	
addres	55		
Bit numb	ber	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0
Bit field na	ame		CLIPYMAX
R/W			RW
Initial val	lue		Don't care

This register sets the clip frame maximum Y position.

TXS (Texture Size)

Register address	DrawBa	0rawBaseAddress + 464 <sub>H</sub>								
Bit number	31 30 29	28 27 26 25 24 23 22 21 20 19 18 17 16	15 14 13	12 11 10 9 8 7 6 5 4 3 2 1 0						
Bit field name		TXSN		TXSM						
R/W		RW RW								
Initial value		000010000000	000010000000							

This register specifies the texture size (m, n).

### Bit 12 to 0 TXSM (Texture Size M)

Sets horizontal texture size. Any power of 2 between 4 and 4096 can be used. Values that are not a power of 2 cannot be used.

0_0000_0000_0100	M=4	0_0010_0000_0000	M=512
0_0000_0000_1000	M=8	0_0100_0000_0000	M=1024
0_0000_0001_0000	M=16	0_1000_0000_0000	M=2048
0_0000_0010_0000	M=32	1_0000_0000_0000	M=4096
0_0000_0100_0000	M=64		
0_0000_1000_0000	M=128		
0_0001_0000_0000	M=256	Other than the above	Setting disabled

### Bit 28 to 16 TXSN (Texture Size N)

0\_0000\_0000\_0100

Sets vertical texture size. Any power of 2 between 4 and 4096 can be used. Values that are not a power of 2 cannot be used.

0\_0010\_0000\_0000

N=512

0_0000_0000_1000	N=8	0_0100_0000_0000	N=1024
0_0000_0001_0000	N=16	0_1000_0000_0000	N=2048
0_0000_0010_0000	N=32	1_0000_0000_0000	N=4096
0_0000_0100_0000	N=64		
0_0000_1000_0000	N=128		
0_0001_0000_0000	N=256	Other than the above	Setting disabled

TIS (Tile Size)

Register address	DrawBaseAddress + 468	Вн		
Bit number	31 30 29 28 27 26 25 24 23	22 21 20 19 18 17 16	15 14 13 12 11 10 9 8 7	6 5 4 3 2 1 0
Bit field name		TISN		TISM
R/W		RW		RW
Initial value		1000000		1000000

This register specifies the tile size (m, n).

Bit 6 to 0 TISM (Title Size M)

Sets horizontal tile size. Any power of 2 between 4 and 64 can be used. Values that are not a power of 2 cannot be used.

0.000100 M=4 0001000 M=8 0010000 M=16 0100000 M=32 1000000 M=64

Other than Setting disabled

the above

### Bit 22 to 16 TISN (Title Size N)

Sets vertical tile size. Any power of 2 between 4 and 64 can be used. Values that are not a power of 2 cannot be used.

0000100 N=4
0001000 N=8
0010000 N=16
0100000 N=32
1000000 N=64
Other than Setting di

Other than Setting disabled

the above

**TOA (Tiling Offset address)** 

Register address	DrawBaseAddress + 46C <sub>H</sub>	
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13	12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name		XBO
R/W		RW
Initial value		Don't care

This register sets the texture buffer offset address. Using this offset value, texture patterns can be referred to the texture buffer memory. TOA is used for only the tiling drawing, and is not used for referring the texture pattern.

Specify the word-aligned byte address (16 bits). (Bit 0 is always "0".)

## **SHO (SHadow Offset)**

Register address	DrawBaseAddress + 470 <sub>H</sub>
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	SHOFFS
R/W	RW
Initial value	Don't care

This register sets the offset address of the shadow relative to the body primitive at drawing with shadow.

At body drawing, this offset address is set to "0"; at shadow drawing, the offset address calculated from each offset value of the X coordinates and of the Y coordinates is set. This register is hardware controlled.

### ABR (Alpha map Base)

Register address	DrawBaseAddre	ess + 474 <sub>H</sub>	
Bit number	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6	5 4 3 2 1 0
Bit field name		ABASE	
R/W		RW	R0
Initial value		Don't care	0

This register sets the base address of the alpha map.

FC (Foreground Color)

Register address	DrawBaseAddress + 480 <sub>H</sub>	
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name		FGC8/16
R/W		RW
Initial value		0

This register sets the drawing foreground color. This color is for the object color for flat shading and foreground color for bitmap drawing and broken line drawing. All bits set to "1" are drawn in the color set at this register.

### 8 bit color mode:

Bit 7 to 0 FGC8 (Foreground 8 bit Color)

Sets the indirect color for the foreground (color index code).

Bit 31 to 8 These bits are not used.

#### 16 bit color mode:

Bit 15 to 0 FGC16 (Foreground 16 bit Color)

This field sets the 16-bit direct color for the foreground.

Note that the handling of bit 15 is different from that in ORCHID.

Up to ORCHID, bit 15 is "0" for other than bit map and rectangular drawing, but starting with CORAL, the setting value is reflected in memory as is. This bit is also reflected in

bit 15 of the 16-bit color at Gouraud shading.

Bit 31 to 16 These bits are not used.

**BC (Background Color)** 

Register address	DrawBaseAddress + 484 <sub>H</sub>
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10   9   8   7   6   5   4   3   2   1   0
Bit field name	BGC8/16
R/W	RW
Initial value	0

This register sets the drawing frame background color. This color is used for the background color of bitmap drawing and broken line drawing. At bitmap drawing, all bits set to "0" are drawn in the color set at this register.

#### 8 bit color mode:

Bit 7 to 0 BGC8 (Background 8 bit Color)

Sets the indirect color for the background (color index code)

Bit 14 to 8 Not used

Bit 15 BT (Background Transparency)

Sets the transparent mode for the background color

0 Background drawn using color set for BGC field

1 Background not drawn (transparent)

BT bit of this register allows the background color of be transparent (no drawing).

Bit 31 to 16 Not used

#### 16 bit color mode:

Bit 14 to 0 BGC16 (Background 16 bit Color)

Sets 16-bit direct color (RGB) for the background

Bit 15 BT (Background Transparency)

Sets the transparent mode for the background color

0 Background drawn using color set for BGC field

1 Background not drawn (transparent)

Bit 31 to 16 Not used

**ALF (Alpha Factor)** 

Register address	DrawBaseAddress + 488 <sub>H</sub>	
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0
Bit field name		Α
R/W		RW
Initial value		0

This register sets the alpha blending coefficient.

#### **BLP (Broken Line Pattern)**

Register address	DrawBaseAddress + 48C <sub>H</sub>
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	BLP
R/W	RW
Initial value	0

This register sets the broken-line pattern. The bit 1 set in the broken-line pattern is drawn in the foreground color and bit 0 is drawn in the background color. The line pattern for 1 pixel line is laid out in the direction of MSB to LSB and when it reaches LSB, it goes back to MSB. The BLPO register manages the bit numbers of the broken-line pattern. 32 or 24 bits can be selected as the repetition of the broken-line pattern by the BP bit of the MDR1 register. When 24 bits are selected, bits 23 to 0 of the BLP register are used.

**TBC (Texture Border Color)** 

Register address	DrawBaseAddress + 494 <sub>H</sub>
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	BC8/16
R/W	RW
Initial value	0

This register sets the border color for texture mapping.

#### 8 bit color mode:

Bit 7 to 0 BC8 (Border Color)

Sets the 8-bit direct color for the texture border color

#### 16 bit color mode:

Bit 15 to 0 BC16 (Border Color)

Sets the 16-bit direct color for the texture border color Bit15 is used for controlling a stencil and stencil alpha

## **BLPO (Broken Line Pattern Offset)**

Register address	DrawBaseAddress + 3E0 <sub>H</sub>	
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5	4 3 2 1 0
Bit field name		BCR
R/W		RW
Initial value		11111

This register stores the bit number of the broken-line pattern set to BLP registers, for broken line drawing. This value is decremented at each pixel drawing. Broken line can be drawn starting from any starting position of the specified broken-line pattern by setting any value at this register.

When no write is performed, the position of broken-line pattern is sustained.

FUJITSU LIMITED PRELIMINARY and CONFIDENTIAL

## PNBPI (Pixel Number of Broken line pattern Pointer Inter lock)

Register address	DrawBaseAddress + 28C <sub>H</sub>	
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5	4 3 2 1 0
Bit field name		PN
R/W		W
Initial value		00000

This register is valid when BC(16bit)=1 of the GMDR1E register, and determines how many pixels should be fixed before and behind reference address of broken-line pattern(broken-line pointer). The recommended value is same as the line width.

## 11.2.7 Triangle drawing registers

Each register is used by the drawing commands. The registers cannot be accessed from the CPU or using the **SetRegister** command.

(XY coordinates register)

		- 3		-,			
Register	Address	31	30	29	28	27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Ys	0000н	S	S	S	S	Int	Frac
Xs	0004н	S	S	S	S	Int	Frac
dXdy	0008н	S	S	S	S	Int	Frac
XUs	000сн	S	S	S	S	Int	Frac
dXUdy	0010 <sub>H</sub>	S	S	S	S	Int	Frac
XLs	0014 <sub>H</sub>	S	S	S	S	Int	Frac
dXLdy	$0018_{H}$	S	S	S	ഗ	Int	Frac
USN	001сн	0	0	0	0	Int	0
LSN	$0020_{H}$	0	0	0	0	Int	0

Address Offset value from DrawBaseAddress

S Sign bit or sign extension 0 Not used or 0 extension

Frac Fraction part of fixed point data

Sets (X, Y) coordinates for triangle drawing

Ys	Y coordinates start position of long edge										
Xs	X coordinates start position of long edge corresponding to Ys										
dXdy	X DDA value of long edge direction										
XUs	X coordinates start position of upper edge										
dXUdy	X DDA value of upper edge direction										
XLs	X coordinates start position of lower edge										
dXLdy	X DDA value of lower edge direction										
USN	Count of spans of upper triangle. If this value is "0", the upper triangle is not drawn.										
LSN	Count of spans of lower triangle. If this value is "0", the lower triangle is not drawn.										

(Color setting register)

Register	Address	31	30	29	28	27	26	25	24	23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Rs	0040н	0	0	0	0	0	0	0	0	Int	Frac
dRdx	0044н	S	S	S	S	S	S	S	S	Int	Frac
dRdy	0048н	S	S	S	S	S	S	S	S	Int	Frac
Gs	004Сн	0	0	0	0	0	0	0	0	Int	Frac
dGdx	0050н	S	S	S	S	S	S	S	S	Int	Frac
dGdy	0054 <sub>H</sub>	S	S	S	S	S	S	S	S	Int	Frac
Bs	0058н	0	0	0	0	0	0	0	0	Int	Frac
dBdx	005сн	S	S	S	S	S	S	S	S	Int	Frac
dBdy	0060н	S	S	S	S	S	S	S	S	Int	Frac

Address Offset from DrawBaseAddress
S Sign bit or sign extension
O Not used or 0 extension

Integer or integer part of fixed point data

Frac Fraction part of fixed point data

Sets color parameters for triangle drawing. These parameters are enabled in the Gouraud shading mode.

Rs	R value at (Xs, Ys, Zs) of long edge corresponding to Ys
dRdx	R DDA value of horizontal direction
dRdy	R DDA value of long edge
Gs	G value at (Xs, Ys, Zs) of long edge corresponding to Ys
dGdx	G DDA value of horizontal direction
dGdy	G DDA value of long edge
Bs	B value at (Xs, Ys, Zs) of long edge corresponding to Ys
dBdx	B DDA value of horizontal direction
dBdy	B DDA value of long edge

(Z coordinates register)

Register	Address	31	30	29	28	27	26	32	25	24	23	2	22	12	20	19	18	17	1	61	5	14	413	31	2 ′	11	10	9	8	7	6	5	4	3	2	1	0
Zs	0080h	0									I	nt																		Fra	С						
dZdx	0084h	S									I	nt																		Fra	С						
dZdy	0088h	S									I	nt																		Fra	С						

Address Offset from DrawBaseAddress
S Sign bit or sign extension
O Not used or 0 extension

Integer or integer part of fixed point data

Frac Fraction part of fixed point data

Sets Z coordinates for 3D triangle drawing

Zs	Z coordinate start position of long edge
dZdx	Z DDA value of horizontal direction
dZdy	Z DDA value of long edge

(Texture coordinates-setting register)

Register	Address	31	30	29	28		<b>2</b> 6	25	242	423 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0										
Ss	00с0н	S	S	S						Int	Frac									
dSdx	00с4н	S	S	S						Int	Frac									
dSdy	00с8н	S	S	S						Int	Frac									
Ts	00ссн	S	S	S						Int	Frac									
dTdx	00d0н	S	S	S						Int	Frac									
dTdy	00d4 <sub>H</sub>	S	S	S						Int	Frac									
Qs	00d8н	0	0	0	0	0	0	0	Int	t Frac										
dQdx	00dс <sub>н</sub>	S	S	S	S	S	S	S	Int	Frac										
dQdy	00е0н	S	S	S	S	S	S	S	Int	t Frac										

Address Offset from DrawBaseAddress S Sign bit or sign extension 0 Not used or 0 extension

Frac Fraction part of fixed point data

Sets texture coordinates parameters for triangle drawing

Ss	S texture coordinates (Xs, Ys, Zs) of long edge corresponding to Ys
dSdx	S DDA value of horizontal direction
dSdy	S DDA value of long edge direction
Ts	T texture coordinates (Xs, Ys, Zs) of long edge corresponding to Ys
dTdx	T DDA value of horizontal direction
dTdy	T DDA value of long edge direction
Qs	Q (Perspective correction value) of texture at (Xs, Ys, Zs) of long edge corresponding to Ys
dQdx	Q DDA value of horizontal direction
dQdy	Q DDA value of long edge direction

## 11.2.8 Line drawing registers

Each register is used by the drawing commands. The registers cannot be accessed from the CPU or by using the **SetRegister** command.

(Coordinates setting register)

Register	Address	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	615141312111098876543210			
LPN	0140н	0	0	0	0						Ir	nt						0			
LXs	0144 <sub>H</sub>	S	S	S	S						Ir	nt						Frac			
LXde	0148н	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	Int	nt Frac			
LYs	014сн	S	S	S	S						Ir	nt						Frac			
LYde	0150н	S	S	S	S	S	S	S	S	S	S	S	S	S	S	S	Int	nt Frac			
LZs	0154н	S								Ir	nt							Frac			
LZde	0158н	S		Int												Frac					

Address Offset from DrawBaseAddress S Sign bit or sign extension 0 Not used or 0 extension

Frac Fraction part of fixed point data
Sets coordinates parameters for line drawing

LPN	Pixel count of principal axis direction
LXs	X coordinates start position of draw line (In principal axis X) Integer value of X coordinates rounded off (In principal axis Y) X coordinates in form of fixed point data
LXde	Inclination data for X coordinates (In principal axis X) Increment or decrement according to drawing direction (In principal axis Y) Fraction part of DX/DY
LYs	Y coordinates start position of draw line (In principal axis X) Y coordinates in form of fixed point data (In principal axis Y) Integer value of Y coordinates rounded off
LYde	Inclination data for Y coordinates (In principal axis X) Fraction part of DY/DX (In principal axis Y) Increment or decrement according to drawing direction
LZs	Z coordinates start position of line drawing line
LZde	Z Inclination

## 11.2.9 Pixel drawing registers

Each register is used by the drawing commands. The registers cannot be accessed from the CPU or using the **SetRegister** command.

Registe	r Address	31	30	29	28	27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
PXdd	0180н	0	0	0	0	Int	0
PYdo	0184н	0	0	0	0	Int	0
PZdd	0188н	0	0	0	0	Int	0

Address Offset from DrawBaseAddress
S Sign bit or sign extension
O Not used or 0 extension

Frac Fraction part of fixed point data

Sets coordinates parameter for drawing pixel. The foreground color is used.

PXdc	Sets X coordinates position
PYdc	Sets Y coordinates position
PZdc	Sets Z coordinates position

## 11.2.10 Rectangle drawing registers

Each register is used by the drawing commands. The registers cannot be accessed from the CPU or using the **SetRegister** command.

Register	Address	31	30	29	28	272625242322212019181716	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
RXs	0200н	0	0	0	0	Int	0
RYs	0204 <sub>H</sub>	0	0	0	0	Int	0
RsizeX	0208н	0	0	0	0	Int	0
RsizeY	020сн	0	0	0	0	Int	0

Address Offset from DrawBaseAddress
S Sign bit or sign extension
O Not used or 0 extension

Frac Fraction part of fixed point data

Sets coordinates parameters for rectangle drawing. The foreground color is used.

RXs	Sets the X coordinates of top left vertex
RYs	Sets the Y coordinates of top left vertex
RsizeX	Sets horizontal size
RsizeY	Sets vertical size

## 11.2.11 Blt registers

Sets the parameters of each register as described below:

Set the Tcolor register with the SetRegister command.
 Note that the Tcolor register cannot be set at access from the CPU and by drawing commands.

• Each register except the Tcolor register is set by executing a drawing command.

Note that access from the CPU and the **SetRegister** command cannot be used.

Register	Address	31	30	29	28	272625	242322212019181716	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
SADDR	0240н	0	0	0	0	0 0 0		Address
SStride	$0244_{H}$	0	0	0	0		Int	0
SRXs	0248н	0	0	0	0		Int	0
SRYs	024сн	0	0	0	0		Int	0
DADDR	0250н	0	0	0	0	0 0 0		Address
DStride	0254н	0	0	0	0		Int	0
DRXs	0258н	0	0	0	0		Int	0
DRYs	025сн	0	0	0	0		Int	0
BRsizeX	0260н	0	0	0	0		Int	0
BRsizeY	0264н	0	0	0	0		Int	0
TColor	0280н						0	Color

Address Offset from DrawBaseAddress
S Sign bit or sign extension
O Not used or 0 extension

Frac Fraction part of fixed point data

### Sets parameters for Blt operations

SADDR	Sets start address of source rectangle area in byte address
SStride	Sets stride of source
SRXs	Sets X coordinates start position of source rectangle area
SRYs	Sets Y coordinates start position of source rectangle area
DADDR	Sets start address of destination rectangle area in byte address
DStride	Sets stride of destination
DRXs	Sets X coordinates start position of destination rectangle area
DRYs	Sets Y coordinates start position of destination rectangle area
BRsizeX	Sets horizontal size of rectangle
BRsizeY	Sets vertical size of rectangle
Tcolor	Sets transparent color For indirect color, set a palette code in the lower 8 bits.

## 11.2.12 High-speed 2D line drawing registers

Each register is used by the drawing commands. The registers cannot be accessed from the CPU.

Register	Address	31	30	29	28	272625242322212019181716	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
LX0dc	0540н	0	0	0	0	Int	0
LY0dc	0544н	0	0	0	0	Int	0
LX1dc	0548н	0	0	0	0	Int	0
LY1dc	054сн	0	0	0	0	Int	0

Address Offset from DrawBaseAddress S Sign bit or sign extension 0 Not used or 0 extension

Frac Fraction part of fixed point data

Sets coordinates of line end points for High-speed 2DLine drawing

LX0dc	Sets X coordinates of vertex V0
LY0dc	Sets Y coordinates of vertex V0
LX1dc	Sets X coordinates of vertex V1
LY1dc	Sets Y coordinates of vertex V1

## 11.2.13 High-speed 2D triangle drawing registers

Each register is used by the drawing commands. The registers cannot be accessed from the CPU or using the **SetRegister** command.

Register	Address	31	30	29	28	272625242322212019181716	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
X0dc	0580h	0	0	0	0	Int	0
Y0dc	0584h	0	0	0	0	Int	0
X1dc	0588h	0	0	0	0	Int	0
Y1dc	058ch	0	0	0	0	Int	0
X2dc	0590h	0	0	0	0	Int	0
Y2dc	0594h	0	0	0	0	Int	0

Address Offset from DrawBaseAddress
S Sign bit or sign extension
O Not used or 0 extension

Integer or integer part of fixed point data

Frac Fraction part of fixed point data

Sets coordinates of three vertices for High-speed 2DTriangle drawing

X0dc	Sets X coordinates of vertex V0
Y0dc	Sets Y coordinates of vertex V0
X1dc	Sets X coordinates of vertex V1
Y1dc	Sets Y coordinates of vertex V1
X2dc	Sets X coordinates of vertex V2
Y2dc	Sets Y coordinates of vertex V2

## 11.2.14 Geometry control register

**GCTR (Geometry Control Register)** 

	Register address	Geoi	GeometryBaseAddress + 00 <sub>H</sub>																								
П	Bit number	31 30	29	28	27 26	3 25	24	23	22 21	20	191	8 1	7 1	6 15	14	13	12	11 10	9	8	7	6	5	4	3 2	1	0
Bi	it field name		Res	erv	ed		FO Rsv			FCNT			NF	FF	FE	Rsv	G	S	Rs	V	S	S	Rsv	F	PS		
	R/W	RX			RX	RX RX			RX			RXRX RX		RX		R RX		(	R		RX		R				
I	nitial value	Х			0		Χ		0.	1111	11		0	0	1	Χ	0	0	Х		00	)	Χ	(	00		

The flags and status information of the geometry section are reflected in this register.

Note that the flags and status information of the drawing section are reflected in CTR.

Bit 1 and 0 PS (Pixel engine Status)

Indicates status of pixel engine unit

00 Idle

01 Processing

10 Reserved

11 Reserved

Bit 5 and 4 SS (geometry Setup engine Status)

Indicates status of geometry setup engine unit

00 Idle

01 Processing

10 Processing

11 Reserved

Bit 9 and 8 GS (Geometry engine Status)

Indicates status of geometry engine unit

00 Idle

01 Processing

10 Reserved

11 Reserved

Bit 12 FE (FIFO Empty)

Indicates whether the data is contained in display list FIFO (DFIFOD)

0 Data in DFIFOD

1 No data in DFIFOD

Bit 13 FF (FIFO Full)

Indicates whether display list FIFO (DFIFOD) is full or not

0 DFIFOD not full

1 DFIFOD full

# FUJITSU LIMITED PRELIMINARY and CONFIDENTIAL

Bit 14 NF (FIFO Near Full)

Indicates free space in display list FIFO (DFIFOD)

- 0 More than half of DFIFOD free
- 1 Less than half of DFIFOD free

Bit 20 to 15 FCNT (FIFO Counter)

Indicates count of free stages (0 to 100000<sub>B</sub>) of display list FIFO (DFIFOD)

Bit 24 FO (FIFO Overflow)

Indicates whether FIFO overflow occurred

- 0 Normal
- 1 FIFO overflow

## 11.2.15 Geometry mode registers

The **SetRegister** command is used to write values to geometry mode registers. The geometry mode registers cannot be accessed from the CPU.

**GMDR0** (Geometry Mode Register for Vertex)

Register address	GeometryBaseAddress + 40 <sub>H</sub>							
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8	7	6 5	4	3	2	1	0
Bit field name		CF	DF		ST	Ζ	С	F
R/W		RW	RW		RW	RW	RW	RW
Initial value		0	00		0	0	0	0

This register sets the types of parameters input as vertex data and the type of projective transformation.

Bit 7 CF (Color Format)

Specifies color data format

- 0 Independent RGB format / Packed RGB format
- 1 Reserved

### Bit 6 and 5 DF (Data Format)

Specifies vertex coordinates data format

- OO Specifies floating-point format (Only independent RGB format can be used as color data format.)
- O1 Specifies fixed-point format (Only packed RGB format can be used as color data format.)
- 10 Reserved
- 11 Specifies packed integer format (Only packed RGB format can be used as color data format.)

CF	DF	Input data format
0	00	Floating-point format + independent RGB format
	01	Fixed-point format + packed RGB format
	10	Reserved
	11	Packed integer format + packed RGB format
1	00	Reserved
	01	Reserved
	10	Reserved
	11	Reserved

# FUJITSU LIMITED PRELIMINARY and CONFIDENTIAL

Bit 3 ST (texture S and T data enable)

Sets whether to use texture ST coordinates

- 0 Not use texture ST coordinates
- 1 Uses texture ST coordinates
- Bit 2 Z (Z data enable)

Sets whether to use Z coordinates

- 0 Not use Z coordinates
- 1 Uses Z coordinates
- Bit 1 C (Color data enable)

Sets whether to use vertex color

- 0 Not use vertex color
- 1 Uses vertex color
- Bit 0 F (Frustum mode)

Sets projective transformation mode

- Orthogonal projection transformation mode
- 1 Perspective projection transformation mode

**GMDR1** (Geometry Mode Register for Line)

Register address	GeometryBaseAddress + 44 <sub>H</sub>					
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5	4	3	2	1	0
Bit field name		во		ΕP		AA
R/W		W		W		W
Initial value		0		0		0

This register sets the geometry mode at line drawing. This register is sharing hardware with GMDR1E, so that if GMDR1 is changed, the same bit of GMDR1E is also changed.

Bit 4 BO (Broken line Offset)

Sets broken line reference position

- 0 Broken line reference position not cleared
- 1 Broken line reference position cleared

Bit 2 EP (End Point mode)

Sets end point drawing mode

Note that the end point is not drawn in line strip.

- 0 End point not drawn
- 1 End point drawn

Bit 0 AA (Anti-alias mode)

Sets anti-alias mode

- 0 Anti-alias not performed
- 1 Anti-alias performed

**GMDR1E** (Geometry Mode Register for Line Extension)

Register address	(S	etGM	ode	Reg	iste	r)																						
Bit number	31	30 29	28	27 26	3 25	24	23	22 21	20	19	18	17	16	15	14	13	12	11 10	9	8	7	6	5	4	3	2	1	0
Bit field name	P0								TC				ВС		UW	ВМ	ТМ		BP	SP				во		EP		AA
R/W	W								W				W		W	W	W		W	W				W		W		W
Initial value	0								0				0		0	0	0		0	0				0		0		0

This register sets the geometry processing extended mode at line drawing.

The CORAL extended function can be used only when the C, Z, and ST fields of GMDR0 are "0".

This register is sharing hardware with GMDR1, so that if GMDR1E is changed, the same bit of GMDR1 is also changed.

Bit31 P0 (Primitive Order control)

Sets the drawing control mode for the main, the border, and the shadow primitive.

Recommend to set main bit=1 in anti-aliasing and blending.

- 0 Draws the order of, main->border->shadow(performance is regarded as important)
- Draws the order of , shadow->border->main(blending affect is regarded as important)

Bit30 LV (Line Version control)

Specify the Coral line's algorithm version.

V2.0 is improvement version from V1.0. Recommend V2.0.

- 0 Version 1.0 (for backward compatibility)
- 1 Version 2.0 (Recommended)

### Bit 20 TC (Thick line Correct)

Sets the interpolation mode for the bold line joint

- 0 Interpolation of bold lien joint not performed
- Interpolation of bold line joint performed (valid for only CORAL line)

### Bit 16 BC (Broken line Correct)

Sets the interpolation mode for the dashed-line pattern

- 0 Interpolation not performed
- 1 Interpolation performed using dashed-line pattern reference address fixed mode (valid for only CORAL line)

#### Bit 14 UW (Uniform line Width)

Sets the line width equalization mode

- 0 Equalization of line width not performed
- 1 Equalization of lien width performed (valid for only CORAL line)

## Bit 13 BM (Broken line Mode)

Sets the dashed-line pattern mode

- 0 Dashed-line pattern pasted vertical to principal axis of line (compatible with CREMSON) (valid for only CREMSON line)
- 1 Dashed-line pattern pasted vertical to theoretical line
- Bit 12 TM (Thick line Mode)

## FUJITSU LIMITED PRELIMINARY and CONFIDENTIAL

Sets the bold line mode

0 Bold line drawn vertical to principal axis of line (compatible with CREMSON)

(CREMSON line)

Operation is not assured when TM=0 is used together with TC-1, SP=1, or BP=1.

1 Bold line drawn vertical to theoretical line. (CORAL line)

Operation is not assured when TM=1 is used together with BM=0.

#### Bit 9 BP (Border Primitive)

Sets the drawing mode for the border primitive

- 0 Border primitive not drawn
- 1 Border primitive drawn (valid for only CORAL line)
- Bit 8 SP (Shadow Primitive)

Sets the drawing mode for the shadow primitive

- 0 Shadow primitive not drawn
- Shadow primitive drawn (valid for only CORAL line)

### Bit 4 BO (Broken line Offset)

Sets the reference position of the dashed-line pattern

- 0 Reference position of dashed-line pattern cleared
- 1 Reference position of dashed-line pattern not cleared

#### Bit 2 EP (End Point mode)

Sets the drawing mode for the end point

Note that the end point is always not drawn in line strip(CREMSON line(TN=0))

- 0 End point not drawn
- 1 End point drawn

#### Bit 0 AA (Anti-alias mode)

Sets anti-alias mode

- 0 Anti-alias not performed
- 1 Anti-alias performed

**GMDR2** (Geometry Mode Register for Triangle)

Register address	GeometryBaseAddress + 48 <sub>H</sub>
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 (
Bit field name	FD C
R/W	W   V
Initial value	0 0

This register sets the geometry processing mode when a triangle is drawn.

Drawing performed using commands in range from G\_Begin/G\_BeginCont to G\_End

### Bit 2 FD (Face Definition)

Sets the face definition

- 0 Face defined as state with vertexes arranged clockwise
- 1 Face defined as state with vertexes arranged counterclockwise

# FUJITSU LIMITED PRELIMINARY and CONFIDENTIAL

Bit 0 CF (Cull Face)

Sets the drawing mode of the back

- 0 Back drawn
- 1 Back not drawn (value disabled for polygons)

**GMDR2E (Geometry Mode Register for Triangle Extension)** 

Register address	(SetGModeRegister)									
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11	10	9 8	7	6 5	4	3	2	1	0
Bit field name		TL	SF					FD		CF
R/W		W	W					W		W
Initial value		0	0					0		0

This register sets the geometry processing extended mode at triangle drawing.

In case of TL=1 with texture mapping, please set perspective correction.

Non-top-left-part's pixel quality is less than body. (using approximate calculation)

Bit 10 TL (Top-Left rule mode)

Sets the drawing algorithm

- 0 Top-left rule applied (compatible with CREMSON)
- 1 Top-left rule not applied

Bit 8 SP (Shadow Primitive)

Sets the drawing mode for the shadow primitive

- 0 Shadow primitive not drawn
- 1 Shadow primitive drawn

Bit 2 FD (Face Definition)

Sets the face definition

- 0 Face defined as state with vertexes arranged clockwise
- 1 Face defined as state with vertexes arranged counterclockwise

Bit 0 CF (Cull Face)

Sets the drawing mode of the back

- 0 Back drawn
- 1 Back not drawn (value disabled for polygons)

# 11.2.16 Display list FIFO registers

**DFIFOG (Geometry Displaylist FIFO with Geometry)** 

Register address	Geometry BaseAddress + 400 <sub>H</sub>
Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Bit field name	DFIFOG
R/W	W
Initial value	Don't care


FIFO registers for Display List transfer

#### **12 TIMING DIAGRAM**

#### 12.1 Host Interface

# 12.1.1 CPU read/write timing diagram in SH3 mode (Normally Not Ready Mode)

( MODE[2:0]=000, RDY\_MODE=0, BS\_MODE=0)



O: XWAIT sampling in SH3 mode X: Soft Wait (1 cycle) in SH3 mode

T1: Read/write start cycle (XRDY in wait state)

Tsw\*: Software wait insertion cycle (1 cycle setting)


Thw\*: Hardware wait insertion cycle (XRDY cancels the wait state after the preparations)

T2: Read/write end cycle (XRDY ends in wait state)

Fig. 10.1 Read/Write Timing Diagram for SH3 (Normally Not Ready Mode)

#### 12.1.2 CPU read/write timing diagram in SH3 mode (Normally Ready Mode)

( MODE[2:0]=000, RDY\_MODE=1, BS\_MODE=0)



O:XWAIT sampling in SH3 mode

 $\times$ : Soft Wait (2 cycles) in SH3 mode

T1: Read/write start cycle (XRDY in not wait state)

Tsw\*: Software wait insertion cycle (2-cycle setting required)


Thw\*: Hardware wait insertion cycle (In hardware state when the immediate accessing is disabled)

T2: Read/write end cycle (XRDY ends in not wait state)

Fig. 10.2 Read/Write Timing Diagram for SH3 (Normally Ready Mode)

# 12.1.3 CPU read/write timing diagram in SH4 mode (Normally Not Ready Mode)

( MODE[2:0]=001, RDY\_MODE=0, BS\_MODE=0)



O: XRDY sampling in SH4 mode ×: Soft Wait (1 cycle) in SH4 mode

T1: Read/write start cycle (XRDY in the not ready state)

Tsw\*: Software wait insertion cycle (1 cycle)


Twh\*: Hardware wait insertion cycle (XRDY asserts Ready after the preparations)

T2: Read/write end cycle (XRDY ends in not ready state)

Fig. 10.3 Read/Write Timing Diagram for SH4 Mode (Normally Not Ready Mode)

#### 12.1.4 CPU read/write timing diagram in SH4 mode (Normally Ready Mode)

( MODE[2:0]=001, RDY\_MODE=1, BS\_MODE=0)



O: XRDY sampling in SH4 mode x: Soft Wait (2 cycles) in SH4 mode

T1: Read/write start cycle (XRDY in ready state)

Tsw\*: Software wait insertion cycle (2-cycle setting required)


Twh\*: Hardware wait insertion cycle (XRDY asserts Ready after the preparations)

T2: Read/write end cycle (XRDY ends in ready state.)

Fig. 10.4 CPU Read/Write Timing Diagram for SH4 Mode (Normally Ready Mode)

# 12.1.5 CPU read/write timing diagram in V832 mode (Normally Not Ready Mode)

( MODE[2:0]=010, RDY\_MODE=0, BS\_MODE=0)



O: XREADY sampling in V832 mode

T1: Read/write start cycle (XREADY in not ready state)

 $\times$ : Soft Wait (1 cycle) in V832 mode

Tsw\*: Software wait insertion cycle

Twh\*: Hardware wait insertion cycle (XREADY asserts Ready after the preparations)

T2: Read/write end cycle (XREADY ends in not ready state)


Notes: 1.The XxxBEN signal is used only for a write from the CPU; it is not used for a read from the CPU.

2. The CPU always inserts one cycle wait after read access.

Fig. 10.5 Read/Write Timing Diagram in V832 Mode (Normally Not Ready Mode)

# 12.1.6 CPU read/write timing diagram in V832 mode (Normally Ready Mode)

( MODE[2:0]=010, RDY\_MODE=1, BS\_MODE=0)



O: XREADY sampling in V832 mode

x: Soft Wait (2 cycles) in V832 mode

T1: Read/write start cycle (XREADY in ready state)

Tsw\*: Software wait insertion cycle (2-cycle setting required)

Twh\*: Hardware wait insertion cycle (XREADY asserts Ready after the preparations)

T2: Read/write end cycle (XREADY ends in ready state)


Notes: 1.The XxxBEN signal is used only for a write from the CPU; it is not used for a read from the CPU.

2. The CPU always inserts one cycle wait after read access.

Fig. 10.6 Read/Write Timing Diagram in V832 Mode (Normally Ready Mode)

# 12.1.7 CPU read/write timing diagram in SPARClite (Normally Not Ready Mode)

( MODE[2:0]=011, RDY\_MODE=0, BS\_MODE=0)



O: READY# sampling in SPARClite  $\times$  Soft Wait (1 cycle) in SPARClite

T1: Read/write start cycle (READY# in not ready state)

Tsw\*: Software wait insertion cycle

Twh\*: Hardware wait insertion cycle (READY# asserts Ready after the preparations)


T2: Read/write end cycle (READY# ends in not ready state)

Note: BE# signal is used only for a write from the CPU; it is not used for a read from the CPU.

Fig. 10.7 Read/Write Timing Diagram in SPARClite (Normally Not Ready Mode)

#### 12.1.8 CPU read/write timing diagram in SPARClite (Normally Ready Mode)

( MODE[2:0]=011, RDY\_MODE=1, BS\_MODE=0)



O: READY# sampling in SPARClite ×: Soft Wait (1 cycle) in SPARClite

T1: Read/write start cycle (READY# in ready state)

Tsw\*: Software wait insertion cycle (2-cycle setting required)


Twh\*: Hardware wait insertion cycle (READY# asserts Ready after the preparations)

T2: Read/write end cycle (READY# ends in ready state)

Note: BE# signal is used only for a write from the CPU; it is not used for a read from the CPU.

Fig. 10.8 Read/Write Timing Diagram in SPARClite (Normally Ready Mode)

#### 12.1.9 SH4 single-address DMA write (transfer of 1 long word)




- O: DREQ sampling and channel priority determination for SH mode (DREQ = level detection)
- \*1: In the cycle steal mode, even when DREQ is already asserted at the 2nd DREQ sampling, the right to use the bus is returned to the CPU temporarily. In the burst mode, DMAC secures the right to use the bus unless DREQ is negated.

Fig. 10.9 SH4 Single-address DMA Write (Transfer of 1 Long Word)

CORAL writes data according to the DTACK assert timing. When data cannot be received, the DREQ signal is automatically negated. And then the DREQ signal is reasserted as soon as data reception is ready.

#### 12.1.10 SH4 single-address DMA write (transfer of 8 long words)




O: DREQ sampling and channel priority determination for SH mode (DREQ = level detection)

Fig. 10.10 SH4 Single-address DMA Write (Transfer of 8 Long Words)

After the CPU has asserted DRACK, CORAL negates DREQ and receives 32-byte data in line with the DTACK assertion timing. As soon as the next data is ready to be received, CORAL reasserts DREQ but the reassertion timing depends on the internal status.

#### 12.1.11 SH3/4 dual-address DMA (transfer of 1 long word)




For the CORAL, the read/write operation is performed according to the SRAM protocol.

Fig. 10.11 SH3/4 Dual-address DMA (Transfer of 1 Long Word)

In the dual-address mode, the DREQ signal is kept asserted until the transfer ends by default. Consequently, when CORAL cannot return the ready signal immediately, in order to negate the DREQ signal set the DBM register.

#### 12.1.12 SH3/4 dual-address DMA (transfer of 8 long words)




For the CORAL, the read/write operation is performed according to the SRAM protocol.

Fig. 10.12 SH3/4 Dual-address DMA (Transfer of 8 Long Words)

In the dual-address mode, the DREQ signal is kept asserted until the transfer ends by default. Consequently, when CORAL cannot return the ready signal immediately, in order to negate the DREQ signal set the DBM register.

#### 12.1.13 V832 DMA transfer




For the CORAL, the read/write operation is performed according to the SRAM protocol.

Fig. 10.13 V832 DMA Transfer

In the dual-address mode, the DREQ signal is kept asserted until the transfer ends by default. Consequently, when CORAL cannot return the ready signal immediately, in order to negate the DREQ signal set the DBM register.

#### 12.1.14 SH4 single-address DMA transfer end timing




O: DREQ sampling and channel priority determination for SH mode (DREQ = level detection)

Fig. 10.14 SH4 Single-address DMA Transfer End Timing

DREQ is negated three cycles after DRACK is written as the last data.

#### 12.1.15 SH3/4 dual-address DMA transfer end timing




For the CORAL, the read/write operation is performed according to the SRAM protocol.

Fig. 10.15 SH3/4 Dual-address DMA Transfer End Timing

DREQ is negated three cycles after DRACK is written as the last data.

Note: When the dual address mode (DMA) is used, the DTACK signal is not used.

### 12.1.16 V832 DMA transfer end timing



For the CORAL, the read/write operation is performed according to the SRAM protocol.

Fig. 10.16 V832 DMA Transfer End Timing

DMMAK and XTC are logic ANDed inside CORAL to end DMA.

#### 12.1.17 SH4 dual DMA write without ACK




Fig. 10.17 DREQ Negate Timing for Each Transfer

At each DMA transfer, DREQ is negated and then reasserted at the next cycle.

Only the FIFO address can be used as the destination address.

When CORAL cannot receive data immediately, DREQ negation continues. At that time, the negate timing is not only above diagram.

#### 12.1.18 Dual-address DMA (without ACK) end timing




Fig. 10.18 Dual-address DMA (without ACK) End Timing

Example: DMA operation when DMA transfer performed twice

- (1) The CPU accesses the DREQ issue register (DRQ) of Coral to issue DREQ.
- (2) The right to use bus is transferred from the CPU to the DMAC.
- (3) In the first DMAC cycle, write is performed to CORAL and DREQ is negated; DREQ is reasserted in the next cycle.
- (4) The right to use bus is returned to the CPU and the DREQ edge is detected, so the right to use bus is transferred to the DMAC.
- (5) The second write operation is performed and DREQ is negated, but DREQ is reasserted because CORAL does not recognize that the transfer has ended.
- (6) The right to use bus is transferred to the CPU, so the CPU writes to the DTS register of CORAL to negate DREQ.

# 12.2 Graphics Memory Interface

The CORAL access timing and graphics memory access timing are explained here.

#### 12.2.1 Timing of read access to same row address




Fig. 10.19 Timing of Read Access to Same Row Address

The above timing diagram shows that read access is made four times from CORAL to the same row address of SDRAM. The *ACTV* command is issued and then the *READ* command is issued after TRCD elapses. Then data that is output after the elapse of CL after the *READ* command is issued is captured into CORAL.

#### 12.2.2 Timing of read access to different row addresses





Fig. 10.20 Timing of Read Access to Different Row Addresses

The above timing diagram shows that read access is made from CORAL to different row addresses of SDRAM. The first and next address to be read fall across an SDRAM page boundary, so the *Pre-charge* command is issued at the timing satisfying TRAS, and then after the elapse of TRP, the *ACTV* command is reissued, and then the *READ* command is issued.

#### 12.2.3 Timing of write access to same row address



COL: Column Address DATA: READ DATA

Fig. 10.21 Timing of Write Access to Same Row Address

The above timing diagram shows that write access is made form times form CORAL to the same row address of SDRAM.

The *ACTV* command is issued, and then after the elapse of TRCD, the *WRITE* command is issued to write to SDRAM.

#### 12.2.4 Timing of write access to different row addresses




Fig. 10.22 Timing of Write Access to Different Row Addresses

The above timing diagram shows that write access is made from CORAL to different row addresses of SDRAM. The first and next address to be write fall across an SDRAM page boundary, so the *Pre-charge* command is issued at the timing satisfying TRAS, and then after the elapse of TRP, the *ACTV* command is reissued, and then the *WRITE* command is issued.

#### 12.2.5 Timing of read/write access to same row address





Fig. 10.23 Timing of Read/Write Access to Same Row Address

The above timing diagram shows that write access is made immediately after read access is made from CORAL to the same row address of SDRAM.

Read data is output from SDRAM, LOWD elapses, and then the WRITE command is issued.

#### 12.2.6 Delay between ACTV commands



.....

Fig.10.24 Delay between ACTV Commands

The ACTV command is issued from CORAL to the row address of SDRAM after the elapse of *TRRD* after issuance of the previous *ACTV* command.

### 12.2.7 Delay between Refresh command and next ACTV command




Fig. 10.25 Delay between Refresh Command and Next ACTV Command

The ACTV command is issued after the elapse of TRC after issuance of the Refresh command.

### 12.3 Display Timing

#### 12.3.1 Non-interlace mode




Fig. 10.26 Non-interlace Timing

In the above diagram, VTR, HDP, etc., are the setting values of their associated registers.

The VSYNC/frame interrupt is asserted when display of the last raster ends. When updating display parameters, synchronize with the frame interrupt so no display disturbance occurs. Calculation for the next frame is started immediately after the vertical synchronization pulse is asserted, so the parameters must be updated by the time that calculation is started.

#### 12.3.2 Interlace video mode




Fig. 10.27 Interlace Video Timing

In the above diagram, VTR, HDP, etc., are the setting values of their associated registers.

The interlace mode also operates at the same timing as the interlace video mode. The only difference between the two modes is the output image data.

#### 12.3.3 Composite synchronous signal

When the EEQ bit of the DCM register is "0", the CSYNC signal output waveform is as shown below.




Fig 10.28 Composite Synchronous Signal without Equalizing Pulse

When the EEQ bit of the DCM register is "1", the equalizing pulse is inserted into the CSYNC signal, producing the waveform shown below.




Fig 10.29 Composite Synchronous Signal with Equalizing Pulse

The equalizing pulse is inserted when the vertical blanking time period starts. It is also inserted three times after the vertical synchronization time period has elapsed.

#### **CAUTIONS**

#### 12.4 CPU Cautions

# FUJITSU LIMITED PRELIMINARY and CONFIDENTIAL

- 1) Enable the hardware wait for the areas to which CORAL is connected. When the normally not ready mode (RDY\_MODE = 0) is used, set the software wait count to "1". When the normally ready mode (RDY\_MODE = 1) is used, set the count to "2". When the normally ready mode is used (RDY\_MODE = 1) and BS\_MODE = L, set the software wait to 2. When the normally ready mode is enabled and BS\_MODE = H, set the software wait to "3".
- 2) When starting DMA by issuing an external request, do so after setting the transfer count register (DTCR) and mode setting register (DSUR) of CORAL to the same value as the CPU setting. In the dual DMA without ACK mode or V832 mode, there is no need to set DTCR.
- 3) When CORAL is read-/write-accessed from the CPU during DMA transfer, do not access the registers and memories related to DMA transfer. If these registers and memories are accessed, reading and writing of the correct value is not assured.
- 4) Set DREQ (DMARQ) to "Low" level detection.
- 5) Set the DACK/DRACK of SH to high active output, DMAAK of V832 to high active, and XTC of V832 to low active.

#### 12.5 SH3 Mode

- 1) When the XRDY pin is low, it is in the wait state.
- 2) DMA transfer in the single-address mode is not supported.
- 3) DMA transfer in the dual-address mode supports the direct address transfer mode, but does not support the indirect address transfer mode.
- 4) 16-byte DMA transfer in the dual-address mode is not supported.
- 5) The XINT signal asserts low active signal.

#### 12.6 SH4 Mode

- 1) When the XRDY pin is low, it is in the ready state.
- 2) At DMA transfer in the single-address mode, transfer from the main memory (SH memory) to FIFO of CORAL can be performed, but transfer from CORAL to the main memory cannot be performed.
- 3) DMA transfer in the single-address mode is performed in units of 32 bits or 32 bytes.
- 4) SH4-mode 32-byte DMA transfer in the dual-address mode supports inter-memory transfer, but does not support transfer from memory to FIFO.
- 5) The XINT signal asserts low active signal.

## 12.7 V832 Mode

- 1) When the XRDY pin is low, it is in the ready state.
- 2) Set the active level of DMAAK to high active in V832 mode.
- 3) DMA transfer supports the single transfer and demand transfer modes.
- 4) The XINT signal asserts high active signal. Set the V832-mode registers to high level trigger.

### 12.8 SPARClite

- 1) When the XRDY pin is low, it is in the ready state.
- 2) The SPARClite does not support the DMA transfer that issues the DREQ.
- 3) The XINT signal asserts low active signal.

# 12.9 Supported DMA Transfer Modes

	Single address mode	Dual address mode
SH3	Not supported	Direct address transfer mode supported; indirect address transfer mode not supported.
		Transfer is performed in 32-bit units.
		Cycle steal mode and burst mode supported.
SH4	Transfer performed in units of 32 bits or 32 bytes	Transfer is performed in 32-bit units. Transfer to memory is performed in 32-byte units. Transfer to FIFO
	Cycle steal mode and burst mode supported	not supported. Cycle steal mode and burst mode supported.
V832		Transfer is performed in 32-bit units.
		Single transfer mode and demand transfer mode supported.
SPARC		
lite		

# 13 ELECTRICAL CHARACTERISTICS

### 13.1 Introduction

The values in this chapter are the final specification for CORAL-LB.

# 13.2 Maximum Rating

#### Maximum Rating

Parameter	Symbol	Maximum rating	Unit
Power supply voltage	V <sub>DDL</sub> *1 V <sub>DDH</sub>	-0.5 < V <sub>DDL</sub> < 2.5 -0.5 < V <sub>DDH</sub> < 4.0	V
Input voltage	VI	-0.5 < V <sub>I</sub> < V <sub>DDH</sub> +0.5 (<4.0)	V
Output current	lo	±13	mΑ
Ambient for storage temperature	TST	-55 < TST < +125	°C

<sup>\*1</sup> Includes PLL power supply

# 13.3 Recommended Operating Conditions

#### 13.3.1 Recommended operating conditions


Recommended Operating Conditions

Parameter	Symbol		Unit		
Faranteter	Symbol	Min.	Тур.	Max.	Offic
Supply voltage	V <sub>DDL</sub> *1	1.65	1.8	1.95	
	V <sub>DDH</sub>	3.0	3.3	3.6	V
	AVD	2.7	3.3	3.6	
Input voltage (High level)	V <sub>IH</sub>	2.0		V <sub>DDH</sub> +0.3	V
Input voltage (low level)	V <sub>IL</sub>	-0.3		0.8	V
Input voltage to VREF	VREF	1.05	1.10	1.15	V
VRO External resistance	RREF		2.7		K ohm
AOUT External resistance*2	RL		75		ohm
ACOMP External capacitance*3	CACOMP		0.1		uF
Ambient temperature for operation	ТА	-40		85	°C

- \*1 Includes PLL power supply
- \*2 AOUTR, AOUTG, AOUTB pins
- \*3 ACOMPR, ACOMPG, ACOMPB pins

#### 13.3.2 Note at power-on

- There is no restriction on the sequence of power-on/power-off between V<sub>DDL</sub> and V<sub>DDH</sub>. However, do not apply only V<sub>DDH</sub> for more than a few seconds.
- Do not input HSYNC, VSYNC, and EO signals when the power supply voltage is not applied. (See the input voltage item in *Maximum rating*.)
- Immediately after power-on, input the "Low" level to the S pin for 500 ns or more. After the S pin is set to "High" level, input the "Low" level to the XRST pin for 300 µs or more. And before the XRST pin is set to "High", please input the clock to the BCLKI pin for 10 clock or more.



## 13.4 DC Characteristics

#### 13.4.1 DC Characteristics

**Measuring condition**:  $V_{DDL}$  = 1.8  $\pm$  1.5 V,  $V_{DDH}$  = 3.3  $\pm$  0.3 V,  $V_{SS}$  = 0.0 V, Ta = -40 to +85°C

Parameter	Symbol	Condition		Rating			
Farameter	Syllibol	Condition	Min.	Тур.	Max.		
Output voltage ("High" level)	V <sub>ОН</sub>	I <sub>OH</sub> =-100uA	V <sub>DDH</sub> -0.2		V <sub>DDH</sub>	V	
Output voltage ("Low" level)	V <sub>OL</sub>	I <sub>OL</sub> =100uA	0.0		0.2	V	
Output current ("High" level)		V <sub>DDH</sub> =3.3V±0.3V		(*1)		mA	
Output current ("Low" level)	-	V <sub>DDH</sub> =3.3V±0.3V		mA			
AOUT Output current <sup>2</sup> Full Scale* <sup>3</sup> Zero Scale	IAOUT	VREF=1.1V, RREF=2.7k ohm	9.38 0	10.42 2	11.48 20	m A uA	
AOUT Output Voltage <sup>*2</sup>	VAOUT	VREF=1.1V, RREF=2.7k ohm RL=75 ohm	0		0.7815	V	
Input leakage current	IL				±5	μΑ	
Pin capacitance	С				16	pF	

<sup>\*1:</sup> Please refer "V-I characteristics diagram".

L Type: Output characteristics of MD0-63, MDQM0-7 pins

M Type: Output characteristics of pins other than signals indicated by L type and H type

H Type: Output characteristics of XINT, DREQ, XRDY, MCLKO pins


<sup>\*2:</sup> AOUTR, AOUTG, AOUTB pin

<sup>\*3:</sup> Full Scale Output Current = (VREF/RREF) \* 25.575

#### 13.4.2 V-I characteristics diagram

Condition

MAX: Process=Slow, Ta=85°C,  $V_{DD}$ =3.6V TYP: Process=Typical, Ta=25°C,  $V_{DD}$ =3.3V MIN: Process=Fast, Ta=-40°C,  $V_{DD}$ =3.0V







Fig. V-I characteristics L, M type

Condition

MAX: Process=Slow, Ta=85°C,  $V_{DD}$ =3.6V TYP: Process=Typical, Ta=25°C,  $V_{DD}$ =3.3V MIN: Process=Fast, Ta=-40°C,  $V_{DD}$ =3.0V






Fig. V-I characteristics H type

# 13.5 AC Characteristics

#### 13.5.1 Host interface

#### Clock

Parameter	Symbol	Condition		Unit		
i arameter	Oyllibol		Min.	Тур.	Max.	Oille
BCLKI frequency	f <sub>BCLKI</sub>				100	MHz
BCLKI H-width	thecki		1			ns
BCLKI L-width	t <sub>LBCLKI</sub>		1			ns

#### Host interface signals

(Operating condition: external load = 20 pF)

Parameter	Symbol	Condition		Rating			
Farameter	Syllibol	Condition	Min.	Тур.	Max.	Unit	
Address set up time	t <sub>ADS</sub>		3.0			ns	
Address hold time	t <sub>ADH</sub>		0.0			ns	
XBS Set up time	t <sub>BSS</sub>		3.0			ns	
XBS Hold time	t <sub>BSH</sub>		0.0			ns	
XCS Set up time	t <sub>CSS</sub>		3.0			ns	
XCS Hold time	t <sub>CSH</sub>		0.0			ns	
XRD Set up time	t <sub>RDS</sub>		3.0			ns	
XRD Hold time	t <sub>RDH</sub>		0.0			ns	
XWE Set up time	t <sub>WES</sub>		5.5			ns	
XWE Hold time	t <sub>WEH</sub>		0.0			ns	
Write data set up time	t <sub>WDS</sub>		3.5			ns	
Write data hold time	t <sub>WDH</sub>		0.0			ns	
DTACK Set up time	t <sub>DAKS</sub>		3.0			ns	
DTACK Hold time	t <sub>DAKH</sub>		0.0			ns	
DRACK Set up time	t <sub>DRKS</sub>		3.0			ns	
DRACK Hold time	t <sub>DRKH</sub>		0.0			ns	
Read data delay time (for XRD)	t <sub>RDDZ</sub>		4.5		10.5	ns	
Read data delay time	t <sub>RDD</sub>	*2	4.5		9.5	ns	
XRDY Delay time (for XCS)	t <sub>RDYDZ</sub>		3.5		7.0	ns	
XRDY Delay time	t <sub>RDYD</sub>		2.5		6.0	ns	
XINT Delay time	t <sub>INTD</sub>		3.0		7.0	ns	
DREQ Delay time	t <sub>DQRD</sub>		3.5		7.0	ns	
MODE Hold time	t <sub>MODH</sub>	*1			20.0	ns	

<sup>\*1</sup> Hold time required for canceling reset

<sup>\*2</sup> Valid data is output at assertion of XRDY and is retained until XRD is negated.

#### 13.5.2 Video interface

#### Clock

Parameter	Symbol	Condition		Unit		
rarameter	Syllibol		Min.	Тур.	Max.	Oill
CLK Frequency	f <sub>CLK</sub>			14.318		MHz
CLK H-width	t <sub>HCLK</sub>		25			ns
CLK L-width	t <sub>LCLK</sub>		25			ns
DCLKI Frequency	f <sub>DCLKI</sub>				67	MHz
DCLKI H-width	t <sub>HDCLKI</sub>		5			ns
DCLKI L-width	t <sub>LDCLKI</sub>		5			ns
DCLKO frequency	f <sub>DCLKO</sub>				67	MHz

Input signals

Parameter	Symbol	Condition		Unit		
Parameter	Symbol		Min.	Тур.	Max.	Unit
HSYNC Input pulse width	twnsynco	*1	3			clock
	twnsync1	*2	3			clock
HSYNC Input setup time	tshsync	*2	10			ns
HSYNC Input hold time	t <sub>HHSYNC</sub>	*2	10			ns
VSYNC Input pulse width	twnsync1		1			HSYNC 1 cycle

<sup>\*1</sup> Applied only in PLL synchronization mode (CKS = 0), reference clock output from internal PLL (cycle = 1/14\*fCLK)

**Output signals** 

Parameter	Symbol	Condition		Unit		
raiametei	Syllibol	Condition	Min.	Тур.	Max.	Offic
RGB Output delay time	T <sub>RGB</sub>		2		10	ns
DISPE Output delay time	t <sub>DEO</sub>		2		10	ns
HSYNC Output delay time	t <sub>DHSYNC</sub>		2		10	ns
VSYNC Output delay time	t <sub>DVSYNC</sub>		2		10	ns
CSYNC Output delay time	t <sub>DCSYNC</sub>		2		10	ns
GV Output delay time	t <sub>DGV</sub>		2		10	ns

<sup>\*2</sup> Applied only in DCLKI synchronization mode (CKS = 1), reference clock = DCLKI

# 13.5.3 Video Capture Interface

#### Clock

Parameter	Symbol Condition —		Unit			
raiametei		Min.	Тур.	Max.	Offic	
CCLK Frequency	fcclk			27		MHz
CCLKI H-width	thcclki		5			ns
CCLKI L-width	t <sub>LCCLKI</sub>		5			ns

Input signals

Parameter	Symbol Condition -			Unit		
raiametei			Min.	Тур.	Max.	Offic
VI setup time	t <sub>VIS</sub>		11			ns
VI hold time	t∨iH		2			ns

# 13.5.4 Graphics memory interface

**Condition:** Clock frequency=133MHz, 100MHz, BCLK. Printed-wiring is isometry.

## An assumed external capacitance

Parameter	А	An assumed external capacitance				
	Min	Тур	Max			
Board pattern	5.0		15.0	pF		
SDRAM (CLK)	2.5		4.0	pF		
SDRAM (D)	4.0		6.5	pF		
SDRAM (A, DQM)	2.5		5.0	pF		

#### Clock

Parameter	Symbol	Condition		Unit		
Farailleter	Symbol	Condition	Min.	Тур.	Max.	Offic
MCLKO Frequency	f <sub>MCLKO</sub>				*1	MHz
MCLKO H-width	t <sub>HMCLKO</sub>		1.0			ns
MCLKO L-width	tLMCLKO		1.0			ns
MCLKI Frequency	f <sub>MCLKI</sub>				*1	MHz
MCLKI H-width	t <sub>HMCLKI</sub>		1.0			ns
MCLKI L-width	t <sub>LMCLKI</sub>		1.0			ns

<sup>\*1</sup> For the bus-asynchronous mode, the frequency is 1/3 of the oscillation frequency of the internal PLL. For the bus-synchronous mode, the frequency is the same as the frequency of BCLKI.

#### Input signals

Parameter	Symbol Condition			Unit		
Faranietei	Symbol	Condition	Min.	Тур.	Max.	Offic
MD Input data setup time	t <sub>MDIDS</sub>	*2	2.0			ns
MD Input data hold time	t <sub>MDIDH</sub>	*2	0.7			ns

<sup>\*2</sup> It means against MCLKI.

There are some cases regarding AC specifications of output signals.

The following tables shows typical six cases of external SDRFAM capacitance.

## (1) External SDRAM capacitance case 1

**External SDRAM capacitance** 

SDRAM x1	Total capacitance	Unit
MCLKO	9.9pF (DRAM CLK 2.5pF, Board pattern 5pF)	pF
MA,MRAS,MCAS,MWE	7.5pF (DRAM A.DQM 2.5pF, Board pattern 5pF)	pF
MD,DQM	9.0pF (DRAM D 4pF, Board pattern 5pF)	pF

**Output signals** 

Parameter	Symbol	Condition	Rating *1			Unit
			Min.	Тур.	Max.	Offic
MCLKI signal delay time against MCLKO	t <sub>DID</sub>		0		4.2	ns
MA, MRAS, MCAS, MWE Access time	t <sub>MAD</sub>		1.0		5.0	ns
MDQM Access time	t <sub>MDQMD</sub>		1.1		5.4	ns
MD Output access time	t <sub>MDOD</sub>		1.1		5.4	ns

## (2) External SDRAM capacitance case 2

**External SDRAM capacitance** 

External ObitAin Capacite	1	
SDRAM x1	Total capacitance	Unit
MCLKO	25.4pF (DRAM CLK 4.0pF, Board pattern 15pF)	pF
MA,MRAS,MCAS,MWE	20.0pF (DRAM A.DQM 5pF, Board pattern 15pF)	pF
MD,DQM	21.5pF (DRAM D 6.5pF, Board pattern 15pF)	pF

**Output signals** 

Parameter	Symbol Condition	Condition	Rating *1			Unit
Farameter	Symbol	Condition	Min.	Тур.	Max.	Onit
MCLKI signal delay time against MCLKO	t <sub>DID</sub>		0		3.5	ns
MA, MRAS, MCAS, MWE Access time	t <sub>MAD</sub>		1.0		5.2	ns
MDQM Access time	t <sub>MDQMD</sub>		1.2		5.5	ns
MD Output access time	t <sub>MDOD</sub>		1.2		5.5	ns

# (3) External SDRAM capacitance case 3

**External SDRAM capacitance** 

SDRAM x2	Total capacitance	Unit
MCLKO	12.4pF (DRAM CLK 2.5pF x2, Board pattern 5pF)	pF
MA,MRAS,MCAS,MWE	10.0pF (DRAM A.DQM 2.5pF x2, Board pattern 5pF)	pF
MD,DQM	9.0pF (DRAM D 4pF, Board pattern 5pF)	pF

**Output signals** 

Parameter	Symbol Condition -	Rating *1			Unit	
		Condition	Min.	Тур.	Max.	Oill
MCLKI signal delay time against MCLKO	t <sub>DID</sub>		0		4.1	ns
MA, MRAS, MCAS, MWE Access time	t <sub>MAD</sub>		1.0		5.0	ns
MDQM Access time	t <sub>MDQMD</sub>		1.1		5.2	ns
MD Output access time	t <sub>MDOD</sub>		1.1		5.2	ns

## (4) External SDRAM capacitance case 4

**External SDRAM capacitance** 

	I	
SDRAM x2	Total capacitance	Unit
MCLKO	29.4pF (DRAM CLK 4.0pF x2, Board pattern 15pF)	pF
MA,MRAS,MCAS,MWE	25.0pF (DRAM A.DQM 5pF x2, Board pattern 15pF)	pF
MD,DQM	21.5pF (DRAM D 6.5pF, Board pattern 15pF)	pF

Output signals

Parameter	Symbol	Condition	Rating *1			Unit
raidiletei	Symbol		Min.	Тур.	Max.	Oille
MCLKI signal delay time against MCLKO	t <sub>DID</sub>		0		3.4	ns
MA, MRAS, MCAS, MWE Access time	t <sub>MAD</sub>		1.1		5.4	ns
MDQM Access time	t <sub>MDQMD</sub>		1.1		5.5	ns
MD Output access time	t <sub>MDOD</sub>		1.1		5.5	ns

## (5) External SDRAM capacitance case 5

**External SDRAM capacitance** 

SDRAM x4	Total capacitance	Unit
MCLKO	17.4pF (DRAM CLK 2.5pF x4, Board pattern 5pF)	pF
MA,MRAS,MCAS,MWE	15.0pF (DRAM A.DQM 2.5pF x4, Board pattern 5pF)	pF
MD,DQM	9.0pF (DRAM D 4pF, Board pattern 5pF)	pF

**Output signals** 

Parameter	Symbol	Condition	Rating *1			Unit
Faranietei	Symbol		Min.	Тур.	Max.	Offic
MCLKI signal delay time against MCLKO	t <sub>DID</sub>		0		3.9	ns
MA, MRAS, MCAS, MWE Access time	t <sub>MAD</sub>		1.0		5.2	ns
MDQM Access time	t <sub>MDQMD</sub>		1.0		5.0	ns
MD Output access time	t <sub>MDOD</sub>		1.0		5.0	ns

# (6) External SDRAM capacitance case 6

**External SDRAM capacitance** 

External Obits an expectation				
SDRAM x4	Total capacitance	Unit		
MCLKO	37.3pF (DRAM CLK 4.0pF x4, Board pattern 15pF)	pF		
MA,MRAS,MCAS,MWE	35.0pF (DRAM A.DQM 5pF x4, Board pattern 15pF)	pF		
MD,DQM	21.5pF (DRAM D 6.5pF, Board pattern 15pF)	pF		

Output signals

Parameter	Symbol	Condition	Rating *1			Unit
raiametei	Symbol		Min.	Тур.	Max.	
MCLKI signal delay time against MCLKO	t <sub>DID</sub>		0		3.4	ns
MA, MRAS, MCAS, MWE Access time	t <sub>MAD</sub>		1.2		5.7	ns
MDQM Access time	t <sub>MDQMD</sub>		1.0		5.3	ns
MD Output access time	t <sub>MDOD</sub>		1.0		5.3	ns


# 13.5.5 PLL specifications

Parameter	Rating	Description
Input frequency (typ.)	14.31818 MHz	
Output frequency	400.9090 MHz	×28
Duty ratio	101.6 to 93.0%	H/L Pulse width ratio of PLL output
Jitter	60 to -60 ps	Frequency tolerant of two consecutive clock cycles

CLKSEL1	CLKSEL1	Input frequency	Assured operation range (*1)
L	L	13.5 MHz	13.365 to 13.5 MHz
L	Н	14.32 MHz	14.177 to 14.32 MHz
Н	L	17.73 Hz	17.553 to 17.73 MHz

<sup>\*1</sup> Assured operation input frequency range: Standard value -1%

# 13.6 AC Characteristics Measuring Conditions




Tr, tf  $\leq$  5 ns  $V_{IH} = 2.0 \text{ V, } V_{IL} = 0.8 \text{V (3.3-V CMOS interface input)}$ 


# 13.7 Timing Diagram

# 13.7.1 Host interface


#### Clock




## **MODE** hold time




## XINT output delay times




# Host bus AC timing (Normally Not Ready)



# Host bus AC timing (Normally Ready)



# **DMA AC timing**




\*: The above timing diagram for the D pin is that of when a single DMA is used.


When a dual DMA is used, see the host bus-timing diagram.

# 13.7.2 Video interface


#### Clock



## **HSYNC** signal setup/hold




# Output signal delay




# 13.7.3 Video Capture Interface

## Clock




# Video input




# 13.7.4 Graphics memory interface


#### Clock




## Input signal setup/hold time




# MCLKI signal delay




# Output signal delay





# BGA-256P-M02





# FPT-256P-M09





The contents of this document are subject to change without notice.

Customers are advised to consult with FUJITSU sales representatives before ordering.

FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of the information or package dimensions in this document.