

# MB86953

## PC BUS INTERFACE UNIT

# FUJITSU

T-75-49

DATA SHEET

JANUARY 1992


### FEATURES

- Companion chip for MB86950 EtherStar™ and MB86960 NICE™ Ethernet LAN Controllers
- Provides interface between controller and IBM® PC, XT™ or AT® bus
- Substantially reduces parts count for LAN adapter
- 8- and 16-bit bus capability
- Supports 8 and 16 Kbyte static RAM and 16, 32 and 64 Kbyte DRAM buffer memory implementations
- Provides decoding for Ethernet node ID PROM
- Programmable adapter I/O address
- Programmable boot PROM address
- 100-pin plastic quad flat pack
- Low-power, high-speed CMOS technology

### GENERAL DESCRIPTION

The MB86953 PC Bus Interface Unit (PCBIU) is a single-chip implementation of the logic necessary to interface a LAN adapter utilizing Fujitsu's MB86950 EtherStar or MB86960 NICE controllers to the bus of IBM or compatible PC, XT and AT computers. Implemented in CMOS technology, the PCBIU eliminates external SSI or MSI 'glue' logic for 8-bit adapters, and requires only one or two external parts for 16-bit adapters, depending on buffer memory configuration. Buffer memory may be implemented with static RAM for minimum cost, or with DRAM for larger buffer requirements. The PCBIU allows selection of eight different I/O port addresses and seven different boot EPROM base addresses via external switches or jumpers. Address decoding for an external Ethernet node ID PROM is also provided.

### PIN CONFIGURATION



**MB86953****FUJITSU****PIN ASSIGNMENT - PQFP**

T-75-49

PIN NO.	PIN NAME	TYPE	PIN NO.	PIN NAME	TYPE	PIN NO.	PIN NAME	TYPE	PIN NO.	PIN NAME	TYPE
1	SADR4	I	26	SDATA1	B24	51	N.C.	-	76	LSADR1	O3
2	SADR5	I	27	N.C.	-	52	SDATA7	B24	77	LSADR0	O3
3	VCC	-	28	VCC	-	53	VCC	-	78	VCC	-
4	GND	-	29	GND	-	54	GND	-	79	GND	-
5	IRQ	OD24	30	AEN	I	55	LBA6/-ROUT	O3	80	-DSEL	O3
6	SADR6	I	31	CHRESET	IS	56	LBA1/-WEH	O3	81	-RSEL/-ECS	O3
7	SADR7	I	32	SDATA2	B24	57	LBA0/-WEL	O3	82	-RINT	IP
8	SADR8	I	33	N.C.	-	58	LBA2/LADR	O3	83	-TINT/-INT	I
9	SADR9	I	34	SDATA3	B24	59	LBA5	O3	84	-READY	I
10	SYSCLK	IS	35	N.C.	-	60	LBA3/-SHE	O3	85	RESET	O3
11	-DMACK	IP	36	SDATA4	B24	61	LBA4/-TOE	O3	86	-ROMSEL	O3
12	SADR14	I	37	N.C.	-	62	BA6	IP	87	IDATA7	B3
13	IOCHRDY1	OD12	38	MODE0	IP	63	BA5	IP	88	IDATA6	B3
14	IOCHRDY2	OD12	39	MODE1	IP	64	-SMEMR	I	89	IDATA5	B3
15	GND	-	40	GND	-	65	GND	-	90	GND	-
16	SADR15	I	41	MSEL2	IP	66	BA4	IP	91	IDATA4	B3
17	SADR16	I	42	MSEL1	IP	67	BA3/-SBHE	I	92	IDATA3	B3
18	-IOR	I	43	MSEL0	IP	68	BA2/-WE	I	93	IDATA2	B3
19	SADR17	I	44	IOSEL2	IP	69	BA1/-CAS	I	94	IDATA1	B3
20	-IOW	I	45	IOSEL1	IP	70	BA0/-RAS1	I	95	IDATA0	B3
21	SADR18	I	46	IOSEL0	IP	71	-WRITE	O3	96	-IDROMSEL	O3
22	-ZWS/-IO16	OD24	47	N.C.	-	72	-READ	O3	97	SADR0	I
23	SADR19	I	48	SDATA5	B24	73	-RAS0	IP	98	SADR1	I
24	SDATA0	B24	49	N.C.	-	74	LSADR3	O3	99	SADR2	I
25	N.C.	-	50	SDATA6	B24	75	LSADR2	O3	100	SADR3	I

NOTE: I = Standard input  
 IS = Schmitt trigger input  
 IP = Input with pull-up resistor

B3 = 3.2mA bidirectional I/O  
 B24 = 24mA bidirectional I/O  
 O3 = 3.2mA totem pole output


OD12 = 12mA open drain output  
 OD24 = 24mA open drain output  
 N.C. = No connect

**ORDERING CODE**

PACKAGE STYLE	PACKAGE CODE	V <sub>CC</sub> = +5V ± 5%, T <sub>A</sub> = 0 to +70°C
100-Pin Plastic Quad Flat Pack	FPT-100P-M01	MB86953PF-G

**MB86953****FUJITSU****BLOCK DIAGRAM**

T-75-49



PIN DESCRIPTIONS<sup>1</sup>

PIN NO.	SYMBOL	TYPE	DESCRIPTION
23, 21, 19, 17, 16, 12	SADR<19:14>	I	<b>HIGH ORDER SYSTEM ADDRESS:</b> These inputs are connected to the corresponding signals from the system bus.
9 - 6, 2, 1, 100 - 97	SADR<9:0>	I	<b>LOW ORDER SYSTEM ADDRESS:</b> These inputs are connected to the corresponding signals from the system bus.
30	AEN	I	<b>ADDRESS ENABLE:</b> Input signal from the system bus. When low, indicates that an I/O slave may respond to addresses and I/O commands on the system bus.
39, 38	MODE<1:0>	IP	<b>MODE CONTROL:</b> These inputs set the operation mode of the MB86953. See Functional Description for additional information.
41 - 43	MSEL<2:0>	IP	<b>MEMORY ADDRESS:</b> These inputs set the base address at which the -ROMSEL output is asserted. See Functional Description for additional information.
44 - 46	IOSEL<2:0>	IP	<b>I/O ADDRESS:</b> These inputs set the base address at which the controller is located, and control the assertion of the -DSEL and -RSEL/-ECS outputs. See Functional Description for additional information.
74 - 77	LSADR<3:0>	O3	<b>LATCHED SYSTEM ADDRESS:</b> Latched outputs used as address inputs for the controller. These outputs may be modified as described in the Functional Description section.
80	-DSEL	O3	<b>DATA SELECT:</b> When operating in the MB86950 (EtherStar) mode, an active low output indicating that the current I/O access is to the BMP register set.
81	-RSEL/-ECS	O3	<b>REGISTER SELECT:</b> When operating in the MB86950 (EtherStar) mode, an active low output indicating that the current I/O access is to the DLC register set. When operating in the MB86960 (NICE) mode, an active low output indicating that the current I/O access is for the controller.
86	-ROMSEL	O3	<b>BOOT ROM SELECT:</b> Active low enable output indicating that the current memory access is in the range defined by the MSEL<2:0> inputs.
96	-IDROMSEL	O3	<b>ID ROM SELECT:</b> Active low enable output indicating that the current I/O access is in the space assigned for the ID ROM.
64	-SMEMR	I	<b>SYSTEM MEMORY READ:</b> Active low signal from the system bus which indicates that the current bus cycle is a memory read operation.
20	-IOW	I	<b>I/O WRITE:</b> Active low signal from the system bus which indicates that the current bus cycle is an I/O write operation.
18	-IOR	I	<b>I/O READ:</b> Active low signal from the system bus which indicates that the current bus cycle is an I/O read operation.
11	-DMACK	IP	<b>DMA ACKNOWLEDGE:</b> Active low signal from the system bus indicating that a DMA acknowledge cycle is in progress.
31	CHRESET	IS	<b>CHANNEL RESET:</b> Reset signal from the system bus used to generate a reset to the controller chip and other logic on the board.
22	-ZWS/-IO16	OD24	<b>ZERO WAIT STATE/IO CHANNEL SIZE 16:</b> In 8-bit mode this active low output is used to shorten the timing of the I/O cycle. In 16-bit mode this active low output indicates that the channel size is 16 bits.
10	SYSCLK	IS	<b>SYSTEM CLOCK:</b> Clock from the system bus which controls the timing of several signals from the PCBIU.

1. In the following descriptions, signal names preceded by a minus sign (-) indicate an active low state. Dual function pins have two names separated by a slash (/).

## PIN DESCRIPTIONS (continued)

PIN NO.	SYMBOL	TYPE	DESCRIPTION
85	RESET	O3	<b>RESET:</b> Reset output to the controller and other board logic. Produced in response to receipt of CHRESET.
72	-READ	O3	<b>READ STROBE:</b> Active low output to the controller which indicates that the current I/O operation is a read cycle.
71	-WRITE	O3	<b>WRITE STROBE:</b> Active low output to the controller which indicates that the current I/O operation is a write cycle.
52, 50, 48, 36, 34, 32, 26, 24	SDATA<7:0>	B24	<b>SYSTEM DATA BUS:</b> Bidirectional bus for the least significant byte of system data. In 8-bit mode, all data transactions take place over this bus. In 16-bit mode, an external transceiver is required for the upper byte of data.
87 - 89, 91 - 95	IDATA<7:0>	B3	<b>INTERNAL DATA BUS:</b> Internal, isolated, 8-bit bidirectional data bus corresponding to SDATA<7:0>.
13, 14	IOCHRDY1, 2	OD12	<b>I/O CHANNEL READY:</b> Active high outputs to the system bus indicating that the addressed I/O device is ready for the bus transaction. The outputs can be connected together for increased current sink capability.
5	IRQ	OD24	<b>INTERRUPT REQUEST:</b> This output to the system bus indicates that the controller chip is requesting an interrupt.
83	-TINT/-INT	I	<b>TRANSMIT INTERRUPT / INTERRUPT:</b> In MB86950 mode, an active low transmit interrupt request input from the controller. In MB86960 mode, an active low interrupt request input from the controller.
82	-RINT	IP	<b>RECEIVE INTERRUPT:</b> In MB86950 mode, an active low receive interrupt request input from the controller.
84	-READY	I	<b>READY:</b> An active low input from the controller indicating that it is ready to complete the requested bus transaction.
73	-RAS0	IP	<b>ROW ADDRESS STROBE 0:</b> In 8-bit MB86950 mode, an input for the RAS0 signal from the controller. Used to latch the buffer address BA<6:0> into the internal address latch to allow operation with static RAM.
70	BA0/-RAS1	I	<b>BUFFER ADDRESS 0 / ROW ADDRESS STROBE 1:</b> In 8-bit MB86950 mode, an input for the BA0 signal from the controller. In 16-bit MB86950 mode, an input for the -RAS1 signal from the controller.
69	BA1/-CAS	I	<b>BUFFER ADDRESS 1 / COLUMN ADDRESS STROBE:</b> In 8-bit MB86950 mode, an input for the BA1 signal from the controller. In 16-bit MB86950 mode, an input for the -CAS signal from the controller.
68	BA2/-WE	I	<b>BUFFER ADDRESS 2 / WRITE ENABLE:</b> In 8-bit MB86950 mode, an input for the BA2 signal from the controller. In 16-bit MB86950 mode, an input for the write enable signal from the controller.
67	BA3/-SBHE	I	<b>BUFFER ADDRESS 3 / SOURCE BYTE HIGH ENABLE:</b> In 8-bit MB86950 mode, an input for the BA3 signal from the controller. In 16-bit mode, an input for the active low -SBHE signal from the system bus.
62, 63, 66	BA<6:4>	IP	<b>BUFFER ADDRESS &lt;6:4&gt;:</b> In 8-bit MB86950 mode, inputs for the corresponding signals from the controller.
57	LBA0/-WEL	O3	<b>LATCHED BUFFER ADDRESS 0 / WRITE ENABLE LOW:</b> In 8-bit MB86950 mode, the latched BA0 output for the SRAM. In 16-bit MB86950 mode, the active low write enable output for the low byte of the buffer SRAM.

**MB86953****FUJITSU****PIN DESCRIPTIONS (continued)**

T-75-49

PIN NO.	SYMBOL	TYPE	DESCRIPTION
56	LBA1/-WEH	O3	<b>LATCHED BUFFER ADDRESS 1 / WRITE ENABLE HIGH:</b> In 8-bit MB86950 mode, the latched BA1 output for the SRAM. In 16-bit MB86950 mode, the active low write enable output for the high byte of the buffer SRAM.
58	LBA2/LADR	O3	<b>LATCHED BUFFER ADDRESS 2 / LATCH ADDRESS STROBE:</b> In 8-bit MB86950 mode, the latched BA2 output for the SRAM. In 16-bit MB86950 mode, the control signal used to strobe the row address from the controller into an external latch to address the SRAM.
60	LBA3/-SHE	O3	<b>LATCHED BUFFER ADDRESS 3 / LATCHED SOURCE BYTE HIGH ENABLE:</b> In 8-bit MB86950 mode, the latched BA3 output for the SRAM. In 16-bit mode, the active low output to the controller corresponding to the -SBHE signal from the system bus. This signal is latched by the -READY input.
61	LBA4/-TOE	O3	<b>LATCHED BUFFER ADDRESS 4 / TRANSCEIVER OUTPUT ENABLE:</b> In 8-bit MB86950 mode, the latched BA4 output for the SRAM. In 16-bit mode, an active low output enable for the external transceiver for the high byte of data.
59	LBA5	O3	<b>LATCHED BUFFER ADDRESS 5:</b> In 8-bit MB86950 mode, the latched BA5 output for the SRAM.
55	LBA6/-ROUT	O3	<b>LATCHED BUFFER ADDRESS 6 / RAS OUT:</b> In 8-bit MB86950 mode, the latched BA6 output for the SRAM. In 16-bit mode, an active low output which is asserted whenever the -RAS0 or -RAS1 inputs are asserted.
3, 28, 53, 78	V <sub>CC</sub>	-	<b>+5 VOLT POWER INPUT</b>
4, 15, 29, 40, 54, 65, 79, 90	GND	-	<b>POWER AND SYSTEM GROUND</b>

**NOTE:** I = Standard input  
 IS = Schmitt trigger input  
 IP = Input with pull-up resistor

B3 = 3.2mA bidirectional I/O  
 B24 = 24mA bidirectional I/O  
 O3 = 3.2mA totem pole output

OD12 = 12mA open drain output  
 OD24 = 24mA open drain output

**MB86953**

T-75-49

**FUJITSU****FUNCTIONAL DESCRIPTION**

This section provides a detailed description of the operation of the MB86953 PCBIU. Reference should also be made to the timing diagrams in the Electrical Characteristics section of this data sheet for additional information.

The block diagram illustrates the major functional blocks of the MB86953. These are:


- Function decode
- Bus transceiver
- Address decode and mapping
- Interrupt and ready logic
- SRAM buffer interface logic

**FUNCTION DECODE**

This block converts system bus control and timing signals to appropriate signals to control read and write operations for the adapter logic. The  $\text{-READ}$  output is asserted whenever the system performs a valid read of the boot ROM, the ID ROM or the controller, and the  $\text{-WRITE}$  output is asserted whenever the system performs a valid write to the controller. This block also generates a RESET signal in response to a system write to any address in the range  $0x18 - 0x1F$  or assertion of the CHRESET input by the system, and asserts the  $\text{-ZWS}$  and  $\text{-IO16}$  signals with appropriate timing during 8- and 16-bit modes respectively.

**BUS TRANSCEIVER**

The PCBIU incorporates an 8-bit bus transceiver for the lower eight data bits of the system bus ( $\text{SDATA}<7:0>$ ). This transceiver is capable of sinking 24mA on the system bus side and 3.2mA on the adapter logic side ( $\text{IDATA}<7:0>$ ). The transceiver drives the system bus side when a read cycle is made to the boot ROM, the ID ROM or the controller, and drives the adapter logic side when a write cycle to the



**Figure 1. External Transceiver for Upper Data Bus**

controller is performed. The enable timing for the transceiver is controlled by the  $\text{-IOW}$  and  $\text{-IOR}$  system bus inputs.

For 16-bit operation, an external transceiver for the upper eight data bits is required. The  $\text{-TOE}$  output, which is active in 16-bit mode, is used to control the enabling of the external transceiver, and  $\text{-IOW}$  from the system bus controls its data direction. See Figure 1.

**INTERRUPT AND READY LOGIC**

The IRQ output to the system is asserted whenever the controller requests an interrupt, as indicated by assertion of the  $\text{-RINT}$  or  $\text{-TINT}/\text{-INT}$  inputs from the adapter logic. Assertion of the IOCHRDY1 and IOCHRDY2 outputs to the system indicates that the controller has responded with its  $\text{-READY}$  output and is ready to complete the requested read or write cycle. The two IOCHRDY outputs may be tied together to provide 24mA sink capability.

**ADDRESS DECODE AND MAPPING**

This functional block receives address inputs from the system bus and select inputs from switches or jumpers on the adapter board and generates the appropriate signals to select the boot ROM, the ID ROM or the controller. It also latches and outputs the four least significant bits of the system address for use by the controller. These outputs are remapped when certain registers of the controller are accessed to permit use of additional types of processor instructions, thus allowing greater flexibility in writing the driver for the controller.

The  $\text{MODE}<1:0>$  inputs select 8- or 16-bit operation with either the MB86950 (EtherStar) or MB86960 (NICE) LAN controllers. Decoding for these inputs, which contain internal pullup resistors, is shown in Table 1.

The MB86953 provides for an optional boot ROM of up to 16 Kbytes on the adapter board. Address selection for this ROM is performed by the  $\text{MSEL}<2:0>$  inputs. Decoding for these inputs, which contain internal pullup resistors, is shown in Table 2.

I/O address selection of the 32-byte address block for the controller and ID ROM is performed by the  $\text{IOSEL}<2:0>$  inputs. Decoding for these inputs, which contain internal pullup resistors, is shown in Table 3. Table 4 shows the select output which is asserted and the address output at  $\text{LSADR}<3:0>$  whenever the

system address lies within the address block selected by IOSEL<2:0>.

**SRAM BUFFER INTERFACE LOGIC**

The PCBIU provides interface logic to allow implementation of an 8 Kbyte or 8 Kword buffer memory with low-cost SRAM when using the MB86950 controller. In 8-bit mode, the PCBIU latches the upper 7 bits of the buffer memory address from the multiplexed buffer address lines (BA<6:0>) from the controller. The latched outputs are provided on LBA<6:0>. In 16-bit mode, the PCBIU generates

**TABLE 1. Operating Mode Decoding**

MODE 1	MODE 0	OPERATION MODE
0	0	8-bit NICE (MB86960)
0	1	16-bit NICE (MB86960)
1	0	8-bit EtherStar (MB86950)
1	1	16-bit EtherStar (MB86950)

**TABLE 2. Boot ROM Address Decoding**


MSEL2	MSEL1	MSEL0	ROM ADDRESS
0	0	0	0xC4000 - 0xC7FFF
0	0	1	0xC8000 - 0xCBFFF
0	1	0	0xCC000 - 0xCFFFF
0	1	1	0xD0000 - 0xD3FFF
1	0	0	0xD4000 - 0xD7FFF
1	0	1	0xD8000 - 0xDBFFF
1	1	0	0xDC000 - 0xDFFFF
1	1	1	Decode Disabled

**TABLE 4. System Address Translation to Select Outputs and Latched Address**

SYSTEM ADDRESS	MODE = 00 (NICE 8)		MODE = 01 (NICE 16)		MODE = 10 (ES 8)		MODE = 11 (ES 16)	
	LSADR	SELECT	LSADR	SELECT	LSADR	SELECT	LSADR	SELECT
0x00 <sup>[1]</sup>	0	-ECS	0	-ECS	0	-RSEL	0	-RSEL
0x0F	F	-ECS	F	-ECS	F	-RSEL	F	-RSEL
0x10	8	-ECS	8	-ECS	0	-DSEL	0	-DSEL
0x11	9		9		0		1	
0x12	A		A		2		2	
0x13	B		B		3		3	
0x14	8		8		4		0	
0x15	9		9		5		1	
0x16	8		8		6		0	
0x17	9	-ECS	9	-ECS	7	-DSEL	1	-DSEL
0x18 <sup>[2]</sup>	8	-IDROM	8	-IDROM	8	-IDROM	8	-IDROM
0x1F	F	-IDROM	F	-IDROM	F	-IDROM	F	-IDROM

1. System address is relative to base I/O address selected by IOSEL<2:0>.

2. A write to any address in the range 0x18 - 0x1F will cause the PCBIU to reset the controller by asserting the reset pin. This feature provides a means for software resets.




**Figure 2. 8-Bit SRAM Buffer for MB86950 EtherStar**


**TABLE 3. I/O Addressing**

MSEL2	MSEL1	MSEL0	I/O ADDRESS
0	0	0	0x260 - 0x27F
0	0	1	0x280 - 0x29F
0	1	0	0x2A0 - 0x2BF
0	1	1	0x2E0 - 0x2FF
1	0	0	0x300 - 0x31F
1	0	1	0x320 - 0x33F
1	1	0	0x380 - 0x39F
1	1	1	0x3E0 - 0x3FF





**Figure 3. 16-Bit SRAM Buffer for MB86950 EtherStar**



**Figure 4. Test Conditions**

## ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS<sup>1,4</sup>

T-75-49

Symbol	Rating	Conditions	Min.	Max.	Units
V <sub>CC</sub>	Supply voltage		-0.5	6	V
V <sub>I</sub>	Input voltage <sup>2</sup>		-0.5	V <sub>CC</sub> + 0.5	V
V <sub>O</sub>	Output voltage		-0.5	V <sub>CC</sub> + 0.5	V
T <sub>STG</sub>	Storage temperature		-40	125	°C
T <sub>BIAS</sub>	Temperature under bias		-25	85	°C
I <sub>OS</sub>	Short circuit output current <sup>5</sup>	O3 output OD12 output OD24 output	-40 -60 -90	40 120 180	mA

DC SPECIFICATIONS<sup>3,4</sup> T<sub>A</sub> = 0°C to +70°C, V<sub>CC</sub> = 5V ± 5%

Symbol	Parameter	Conditions	Min.	Max.	Units
V <sub>IL</sub>	Input low voltage			0.8	V
V <sub>IH</sub>	Input high voltage		2.2		V
V <sub>OL</sub>	Output low voltage O3, B3 outputs OD12 outputs OD24, B24 outputs	I <sub>OL</sub> = 3.2mA I <sub>OL</sub> = 12mA I <sub>OL</sub> = 24mA	0 0 0	0.4 0.4 0.5	V V V
V <sub>OH</sub>	Output high voltage O3, B3 outputs B24 outputs	I <sub>OH</sub> = -2mA I <sub>OH</sub> = -8mA	4.0 4.0	V <sub>CC</sub> V <sub>CC</sub>	V V
I <sub>LI</sub>	Input leakage current	V <sub>IN</sub> = 0 to V <sub>CC</sub>	-10	10	μA
I <sub>LZ</sub>	3-state leakage current	V <sub>IN</sub> = 0 to V <sub>CC</sub> 3-state condition	-10	10	μA
I <sub>CC</sub>	Operating power supply current	V <sub>IN</sub> = 0 or V <sub>CC</sub> V <sub>IN</sub> = 0.8V or 2.2V		6 75	mA mA
I <sub>CCS</sub>	Steady state power supply current	V <sub>IN</sub> = V <sub>CC</sub>	0	500	μA
R <sub>P</sub>	Input pull-up resistor, IP inputs	V <sub>IN</sub> = 0 or V <sub>CC</sub>	25	100	kΩ

## CAPACITANCE

Symbol	Parameter	Conditions	Min.	Max.	Units
C <sub>IN</sub>	Input pin capacitance			16	pF
C <sub>OUT</sub>	Output pin capacitance O3, OD12 outputs OD24 outputs	T <sub>A</sub> = 25°C V <sub>CC</sub> = 0 V <sub>IN</sub> = 0 f = 1 MHz		16 18	pF pF
C <sub>I/O</sub>	I/O pin capacitance B3 outputs B24 outputs			16 23	pF pF

**AC CHARACTERISTICS<sup>3,4,6</sup>  $T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 5\%$** 

T-75-49

Write Cycle Timing - Reference Figure 5.

Symbol	Parameter	Parameter Description	Min.	Typ.	Max.	Units
t1	t <sub>ADVIOH</sub>	SADR, AEN valid to $-\text{IO16}$ high			53	ns
t2	t <sub>ADVLAV</sub>	SADR, AEN valid to LSADR<3:0> valid			22	ns
t3	t <sub>WRLCRL</sub>	$-\text{IOW}$ low to IOCHRDY1, 2 low			22	ns
t4	t <sub>WRLIDV</sub>	$-\text{IOW}$ low to IDATA<7:0> active and valid			36	ns
t5	t <sub>WRDLSL</sub>	$-\text{IOW}$ low to $-\text{DSEL}$ low			29	ns
t6	t <sub>WRLRSL</sub>	$-\text{IOW}$ low to $-\text{RSEL}/-\text{ECS}$ low			33	ns
t7	t <sub>WRLTEL</sub>	$-\text{IOW}$ low to $-\text{TOE}$ low			29	ns
t8	t <sub>CKHWRL</sub>	SYSCLK high to $-\text{WRITE}$ low			29	ns
t9	t <sub>RYLCRH</sub>	$-\text{READY}$ low to IOCHRDY1, 2 high			34	ns
t10	t <sub>CKHZWL</sub>	SYSCLK high to $-\text{ZWS}$ low			35	ns
t11	t <sub>WRHZWH</sub>	$-\text{IOW}$ high to $-\text{ZWS}$ high			47	ns
t12	t <sub>WRHIDF</sub>	$-\text{IOW}$ high to IDATA<7:0> three-state			38	ns
t13	t <sub>WRHWRH</sub>	$-\text{IOW}$ high to $-\text{WRITE}$ high			19	ns
t14	t <sub>WRHDSH</sub>	$-\text{IOW}$ high to $-\text{DSEL}$ high			23	ns
t15	t <sub>WRHRSH</sub>	$-\text{IOW}$ high to $-\text{RSEL}/-\text{ECS}$ high			23	ns
t16	t <sub>WRHTEH</sub>	$-\text{IOW}$ high to $-\text{TOE}$ high			21	ns
t17	t <sub>ADIOL</sub>	SADR, AEN to $-\text{IO16}$ low			58	ns
t18	t <sub>ADILAI</sub>	SADR, AEN to LSADR<3:0> not valid			29	ns

## Notes:

1. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operation section of this specification is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods may affect device reliability.
2. This product includes circuitry specifically designed for the protection of its internal devices from damaging effects of excessive static charge. Nonetheless, it is recommended that conventional precautions be taken to avoid applying any voltages larger than the rated maxima.
3. Parameters are valid over specified temperature range and supply voltage range unless otherwise noted.
4. All voltage measurements are referenced to ground. All time measurements are referenced at input and output levels of 1.5V. For testing, all inputs swing between 0.4V and 2.4V. See Figure 4.
5. Not more than one output may be shorted at a time for a maximum duration of one second.
6. See Figure 4 for test conditions for outputs.

T-75-49




Figure 5. Write Cycle Timing

## Read Cycle Timing - Reference Figure 6.

T-75-49

Symbol	Parameter	Parameter Description	Min.	Typ.	Max.	Units
t1	t <sub>ADVIOH</sub>	SADR, AEN valid to -IO16 high			53	ns
t2	t <sub>ADVLAV</sub>	SADR, AEN valid to LSADR<3:0> valid			22	ns
t3	t <sub>RDLSDA</sub>	-IOR low to SDATA<7:0> enabled			39	ns
t4	t <sub>RDLCRL</sub>	-IOR low to IOCHRDY1, 2 low			22	ns
t5	t <sub>RDLSL</sub>	-IOR low to -DSEL low			29	ns
t6	t <sub>RDRLSL</sub>	-IOR low to -RSEL/-ECS low			33	ns
t7	t <sub>RDLTEL</sub>	-IOR low to -TOE low			29	ns
t8	t <sub>CKHRDL</sub>	SYSCLK high to -READ low			29	ns
t9	t <sub>RYLCRH</sub>	-READY low to IOCHRDY1, 2 high			34	ns
t10	t <sub>CKHZWL</sub>	SYSCLK high to -ZWS low			35	ns
t11	t <sub>RDHSDF</sub>	-IOR high to SDATA<7:0> three-state			50	ns
t12	t <sub>RDHZWH</sub>	-IOR high to -ZWS high			47	ns
t13	t <sub>RDHRDH</sub>	-IOR high to -READ high			19	ns
t14	t <sub>RDHDSH</sub>	-IOR high to -DSEL high			22	ns
t15	t <sub>RDHRSH</sub>	-IOR high to -RSEL/-ECS high			25	ns
t16	t <sub>RDHTEH</sub>	-IOR high to -TOE high			21	ns
t17	t <sub>ADIOL</sub>	SADR, AEN to -IO16 low			58	ns
t18	t <sub>ADILAI</sub>	SADR, AEN to LSADR<3:0> not valid			29	ns
t19	t <sub>DVSDV</sub>	IDATA<7:0> valid to SDATA<7:0> valid			36	ns




Figure 6. Read Cycle Timing

DMA Write Cycle Timing - Reference Figure 7.

Symbol	Parameter	Parameter Description	Min.	Typ.	Max.	Units
t1	$t_{WRLIDV}$	-IOW low to IDATA<7:0> active and valid			36	ns
t2	$t_{WRLTEL}$	-IOW low to -TOE low			29	ns
t3	$t_{CKHWRL}$	SYSCLK high to -WRITE low			29	ns
t4	$t_{WRHIDF}$	-IOW high to -IDATA<7:0> three-state			38	ns
t5	$t_{WRHTEH}$	-IOW high to -TOE high			21	ns
t6	$t_{WRHWRH}$	-IOW high to -WRITE high			19	ns




Figure 7. DMA Write Cycle Timing

## DMA Read Cycle Timing - Reference Figure 8.

Symbol	Parameter	Parameter Description	Min.	Typ.	Max.	Units
t1	t <sub>RDLSDA</sub>	-IOR low to SDATA<7:0> enabled			39	ns
t2	t <sub>RDLTEL</sub>	-IOR low to -TOE low			29	ns
t3	t <sub>CKHRDL</sub>	SYSCLK high to -READ low			29	ns
t4	t <sub>RDHSDF</sub>	-IOR high to -SDATA<7:0> three-state			50	ns
t5	t <sub>RDHTEH</sub>	-IOR high to -TOE high			21	ns
t6	t <sub>RDHRDH</sub>	-IOR high to -READ high			19	ns
t7	t <sub>IDVSDV</sub>	IDATA<7:0> valid to SDATA<7:0> valid			36	ns




Figure 8. DMA Read Cycle Timing



DRAM to SRAM Signal Conversion Timing - Reference Figure 9.

Symbol	Parameter	Parameter Description	Min.	Typ.	Max.	Units
t1	t <sub>RALLAH</sub>	-RAS0 or -RAS1 low to -LADR high			18	ns
t2	t <sub>BAVRAL</sub>	BA<6:0> valid to -RAS0 low	45			ns
t3	t <sub>RALBAI</sub>	-RAS0 low to BA<6:0> invalid	23			ns
t4	t <sub>CALWLL</sub>	-CAS low to -WEL low			28	ns
t5	t <sub>CALWHL</sub>	-CAS low to -WEH low			28	ns
t6	t <sub>WRHWLH</sub>	-WE high to -WEL high			19	ns
t7	t <sub>WRHWHH</sub>	-WE high to -WEH high			19	ns
t8	t <sub>RAHLAL</sub>	-RAS0 and -RAS1 low to -ROUT low			24	ns
t9	t <sub>RALROL</sub>	-RAS0 or -RAS1 low to -ROUT low			24	ns
t10	t <sub>RAHROH</sub>	-RAS0 and -RAS1 high to -ROUT high			16	ns




Figure 9. DRAM to SRAM Signal Conversion Timing