

SCSI PROTOCOL CONTROLLER

MB87030

April 1986
Edition 1.0

DESCRIPTION


The MB87030 SCSI Protocol Controller (SPC) is a CMOS LSI circuit specifically designed to control a Small Computer Systems Interface (SCSI). The SPC can serve as either an Initiator or Target for the SCSI; thus, it can be used as an I/O controller or as a host adapter. To use the device in the most effective manner, it is recommended that the user be thoroughly familiar with the SCSI protocol. For detailed information in these areas, the user should request the "Users Guide for MB87030 SCSI" from the nearest Sales Office of Fujitsu.

The SPC is designed to control all SCSI interface signals and virtually all interface control procedures. Used as an 8- or 16-bit peripheral, the device provides high-level control for almost all SCSI configurations.


To achieve optimum performance and interface flexibility, the SPC contains an 8-byte First In First Out (FIFO) data buffer register and a 24-bit transfer byte counter. Independent data busses for the CPU and the DMA controller plus separate input/output pins for all control signals greatly reduces the possibility of a "busy" condition. Data transfers can be executed in either the synchronous or asynchronous mode with a maximum offset of 8-bytes.

FEATURES

- Independent data transfer bus for CPU and DMA controller
- Full support for SCSI control
- Serves as either *Initiator* or *Target* device
- Synchronous mode transfer with a programmable offset of up to eight bytes
- In synchronous mode, data transfer speed programmable at four rates
- Data transfer rates of up to 4 megabytes per second
- Eight-byte data buffer register
- 24-bit transfer byte counter
- Compatible with single-ended and/or differential alternative for SCSI
- Single +5V supply
- Low power dissipation
- TTL-compatible I/O
- 88-Pin Ceramic Repeated Quad-In-Line Package



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

PIN ASSIGNMENTS


Pin No.	I/O	Signal Name	Pin No.	I/O	Signal Name	Pin No.	I/O	Signal Name	Pin No.	I/O	Signal Name
1	I	HIM	23	O	SDBOP	45	I	A1	67	O	SDBE5
2	I/O	HDB0	24	O	SDBE7	46	I	A2	68	O	SDBE4
3	I/O	1	25	I	SDBI7	47	I	A3	69	I	SDBI4
4	I/O	2	26	O	SDBE6	48	I/O	D4	70	O	SDBO3
5	I/O	3	27	O	SDBO5	49	I/O	D5	71	I	SDBI2
6	I/O	4	28	I	SDBI5	50	I/O	D6	72	O	SDBO1
7	I/O	5	29	O	SDBO4	51	I/O	D7	73	O	SDBE0
8	I/O	6	30	O	SDBE3	52	I/O	DP	74	I	SDBI0
9	I/O	7	31	I	SDBI3	53	O	INTR	75	I	RST
10	I/O	P	32	O	SDBO2	54	I	I/OI	76	O	DREQ
11	O	INIT	33	O	SDBE2	55	I	C/DI	77	I	WT
12	O	TARG	34	I	SDBI1	56	I	SELI	78	I	WTG
13	O	I/OO	35	O	SDBE1	57	I	MSG1	79	I/O	D2
14	O	C/DO	36	O	SDBO0	58	I	REQUI	80	I/O	D3
15	O	SELO	37	I	CS	59	I	RSTI	81	Power Supply	VSS
16	O	MSGO	38	I	CLK	60	I	ACKI	82	Power Supply	VDD
17	O	REOQ	39	I	RD	61	I	BSYI	83	Power Supply	VDD
18	O	RSTO	40	I	RGD	62	I	ANTI	84	Power Supply	VSS
19	O	ACKO	41	I	DRESP	63	I	SDBIP	85	Power Supply	VSS
20	O	BSYO	42	I/O	D0	64	O	SDBO7	86	Power Supply	VDD
21	O	ATNO	43	I/O	D1	65	O	SDBO6	87	Power Supply	VDD
22	O	SDBEP	44	I	A0	66	I	SDBI6	88	Power Supply	VSS

PIN DESCRIPTIONS

Pin Number	Designator	Function
82, 83, 86, 87	V _{DD}	+5V power supply
81, 84, 85, 88	V _{SS}	Ground (0V)
38	CLK	Input clock for controlling SPC internal operation and data transfer speed.
75	RST	Asynchronous reset signal for clearing internal circuits of SPC.
37	CS	Selection enable signal for accessing an internal register in SPC. When CS is active, the following input/output signals are valid: RD, RDG, WT, WTG, DP, A3-A0, and D7-D0.
47 46 45 44	A3 A2 A1 A0	Address input signals for selecting an internal register in SPC. MSB: A3, LSB: A0 When CS is active low, read/write is enabled and an internal register is selected by these address inputs via data bus lines D7-D0 and DP.
39 40	RD RDG	Input strobes used for reading out the contents of the SPC internal register and are effective only when CS is active low. When RDG is active, the contents of an internal register selected by address inputs A3-A0 are placed on data bus lines D7-D0 and DP. For a data transfer cycle in the program transfer mode, the trailing edge of RD is used as a timing signal to indicate the end of data read.
77	WT	Input strobe used for writing data into an SPC internal register and is only effective when CS is active low. On the trailing edge of WT, data placed on data bus lines D7-D0 and DP are loaded into an internal register selected by address inputs A3 to A0, except when all address lines are high (A3-A0 = H). For a data transfer cycle in the program transfer mode, the trailing edge of WT is used as a timing signal to indicate a data-ready state.
78	WTG	When WTG is active low, data appearing on data bus lines D7-D0 and DP is output to HDB7-HDB0 and HDBP if the following input conditions are satisfied: CS = 'L' A3 = A2 = A1 = A0 = 'H' HIN = 'H'
51 50 49 48 80 79 43 42 52	D7 D6 D5 D4 D3 D2 D1 D0 DP	Used for writing-or-reading data into-or-from an internal register in SPC. This data bus is three-state and bidirectional. MSB: D7 LSB: D0 Odd Parity Bit: DP When the CS and RDG inputs are active, the contents of the internal register are output to the data bus (read operation). In operations other than read, this data bus is kept at a high impedance level.

PIN DESCRIPTIONS (Cont'd)

Pin Number	Designator	Function																																							
53	INTR	<p>Requests an interrupt to indicate completion of an SPC internal operation or the occurrence of an error.</p> <p>Interrupt masking is allowed except for an interrupt caused by the RSTI input (reset condition is SCSI).</p> <p>When an interrupt request is permitted, the INTR signal remains active until the cause of the interrupt is cleared.</p>																																							
25 66 28 69 31 71 34 74 63	SDBI7 SDBI6 SDBI5 SDBI4 SDBI3 SDBI2 SDBI1 SDBI0 SDBIP	<p>Used as input for the SCSI data bus.</p> <p>MSB: SDBI7 LSB: SDBI0 Odd parity bit: SDBIP</p> <p>Parity checking for the SCSI data bus is programmable.</p>																																							
64 65 27 29 70 32 72 36 23	SDBO7 SDBO6 SDBO5 SDBO4 SDBO3 SDBO2 SDBO1 SDBO0 SDBOP	<p>Used as outputs to the SCSI data bus.</p> <p>MSB: SDBO7 LSB: SDBO0 Odd parity bit: SDBOP</p> <p>If the bus driver is an open collector device, these signals should be applied directly to the driver circuit.</p> <p>If the bus driver is a three-state device, these signals are used as data and the SDBE7-SDBE0 and SDBEP signals are used as drive-enable signals.</p>																																							
24 26 67 68 30 33 35 73 22	SDBE7 SDBE6 SDBE5 SDBE4 SDBE3 SDBE2 SDBE1 SDBE0 SDBEP	<p>Used as drive enable signals (corresponding to respective bit positions) when a three state-buffer is used for the SCSI data bus.</p> <p>SDBE7-SDBE0 and SDBEP correspond to SDBO7-SDBO0 and SDBOP, respectively. The relationship with respect to the SCSI bus status is shown below.</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th colspan="2" rowspan="2">SCSI bus status</th> <th colspan="2">SDBOn</th> <th colspan="2">SDBEn</th> </tr> <tr> <th>(ID)</th> <th>($\overline{\text{ID}}$)</th> <th>(ID)</th> <th>($\overline{\text{ID}}$)</th> </tr> </thead> <tbody> <tr> <td colspan="2">Bus Free</td> <td>'L'</td> <td>'L'</td> <td>'L'</td> <td>'L'</td> </tr> <tr> <td colspan="2">Arbitration</td> <td>'H'</td> <td>'L'</td> <td>'H'</td> <td>'L'</td> </tr> <tr> <td colspan="2">Selection/Reselection</td> <td>D</td> <td>D</td> <td>'H'</td> <td>'H'</td> </tr> <tr> <td rowspan="2">Information Transfer</td> <td>SPC → SCSI</td> <td>D</td> <td>D</td> <td>'H'</td> <td>'H'</td> </tr> <tr> <td>SPC ← SCSI</td> <td>'L'</td> <td>'L'</td> <td>'L'</td> <td>'L'</td> </tr> </tbody> </table> <ul style="list-style-type: none"> • (ID) indicates a bit positions corresponding to the SCSI bus device ID, and ($\overline{\text{ID}}$) indicates the other bit position. • D denotes that valid information is sent out. 	SCSI bus status		SDBOn		SDBEn		(ID)	($\overline{\text{ID}}$)	(ID)	($\overline{\text{ID}}$)	Bus Free		'L'	'L'	'L'	'L'	Arbitration		'H'	'L'	'H'	'L'	Selection/Reselection		D	D	'H'	'H'	Information Transfer	SPC → SCSI	D	D	'H'	'H'	SPC ← SCSI	'L'	'L'	'L'	'L'
SCSI bus status		SDBOn			SDBEn																																				
		(ID)	($\overline{\text{ID}}$)	(ID)	($\overline{\text{ID}}$)																																				
Bus Free		'L'	'L'	'L'	'L'																																				
Arbitration		'H'	'L'	'H'	'L'																																				
Selection/Reselection		D	D	'H'	'H'																																				
Information Transfer	SPC → SCSI	D	D	'H'	'H'																																				
	SPC ← SCSI	'L'	'L'	'L'	'L'																																				

PIN DESCRIPTIONS (Cont'd)

Pin Number	Designator	Function												
56 61 58 60 57 55 54 62 59	SELI BSYI REQUI ACKI MSGI C/DI I/OI ATNI RSTI	Used for receiving SCSI control signals. The outputs of the SCSI receiver can be directly connected. Note: Waveform distortion or any other disturbance should not occur in the REQUI and ACKI signals which are used as timing control signals for sequencing data transfer.												
15 20 17 19 16 14 13 21 18	SELO BSYO REQO ACKO MSGO C/DO I/OO ATNO RSTO	Used to output SCSI control signals. The following signals become active only when SPC serves as a target; otherwise, these signals are always low: REQO, MSGO, C/DO and I/OO. The following signals become active only when SPC serves as an initiator; otherwise, these signals are always low: ACKO and ATNO.												
11 12	INIT TARG	Used to indicate operating state of SPC. These signals are also available as control signals for the SCSI driver/receiver circuits. <table border="1" data-bbox="385 874 1138 1071"> <thead> <tr> <th>Initiator</th> <th>Target</th> <th>Status</th> </tr> </thead> <tbody> <tr> <td>'L'</td> <td>'L'</td> <td>SPC is not connected to SCSI.</td> </tr> <tr> <td>'L'</td> <td>'H'</td> <td>SPC is executing reselection phase or is operating as a target.</td> </tr> <tr> <td>'H'</td> <td>'L'</td> <td>SPC is executing selection phase or is operating as an initiator.</td> </tr> </tbody> </table>	Initiator	Target	Status	'L'	'L'	SPC is not connected to SCSI.	'L'	'H'	SPC is executing reselection phase or is operating as a target.	'H'	'L'	SPC is executing selection phase or is operating as an initiator.
Initiator	Target	Status												
'L'	'L'	SPC is not connected to SCSI.												
'L'	'H'	SPC is executing reselection phase or is operating as a target.												
'H'	'L'	SPC is executing selection phase or is operating as an initiator.												
76	DREQ	When executing a data transfer cycle in DMA mode, the DREQ signal is used to indicate a request for data transfer between SPC and the external buffer memory. In DMA mode, data is routed as shown below: Output operation External buffer memory ↓ HDB7 to HDB0, and HDBP pins ↓ SPC internal data buffer register (8 bytes) ↓ SDBO7 to SDBO0 and SDBOP pins ↓ (SCSI)												

PIN DESCRIPTIONS (Cont'd)

Pin Number	Designator	Function									
76	DREQ (cont'd)	<p>Input operation (SCSI)</p> <p>↓</p> <p>SDBI7 to SDBI0 and SDBIP pins</p> <p>↓</p> <p>SPC internal data buffer register (8 bytes)</p> <p>↓</p> <p>HDB7 to HDB0, and HDBP pins</p> <p>↓</p> <p>External buffer memory</p> <p>In an output operation, DREQ becomes active to request a data transfer from the external buffer memory when the SPC internal data buffer register has free space available. In an input operation, it becomes active to request a data transfer to the external buffer memory when the SPC internal buffer memory contains valid data.</p>									
41	DRESP	<p>Used as a response signal to the above data transfer request signal (DREQ) in DMA mode during a data transfer cycle.</p> <p>Pin DRESP must be refreshed with an applied pulse after each byte transferred.</p> <p>In an output operation, SPC uses the trailing edge of the DRESP signal for sampling data on the HDB7-HDB0 and HDBP bus lines.</p> <p>In an input operation, SPC holds data to be transferred onto HDB7-HDB0 and HDBP bus lines until the trailing edge of the DRESP signal.</p>									
9 8 7 6 5 4 3 2 10	HDB7 HDB6 HDB5 HDB4 HDB3 HDB2 HDB1 HDB0 HDBP	<p>Three-state, bidirectional data bus for transferring data to-or-from the external buffer memory in DMA mode.</p> <p>MSB: HDB7 LSB: HDB0 Odd parity bit: HDBP</p> <p>The data transmission direction depends on the HIN input signal.</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>HIN</th> <th>HDBn</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>'L'</td> <td>Input mode</td> <td>Output</td> </tr> <tr> <td>'H'</td> <td>Output mode</td> <td>Input</td> </tr> </tbody> </table>	HIN	HDBn	Operation	'L'	Input mode	Output	'H'	Output mode	Input
HIN	HDBn	Operation									
'L'	Input mode	Output									
'H'	Output mode	Input									
1	HIN	<p>This signal indicates transmission direction along data bus lines HDB7-HDB0 and HDBP in DMA transfer mode.</p> <p>To be executed, transmission direction must be properly coordinated with internal operation of the SPC.</p> <p>When the HIN signal is Low, data bus lines HDB7-HDB0 and HDBP are put in the high impedance state (input mode). When the HIN signal is High, they are switched to the output mode.</p>									

ABSOLUTE MAXIMUM RATINGS¹

Rating	Symbol	Values		Unit
		Min	Max	
Supply Voltage	V _{DD}	V _{SS} ² - 0.5	7.0	V
Input Voltage	V _I	V _{SS} ² - 0.5	V _{DD} + 0.5	V
Output Voltage	V _O	V _{SS} ² - 0.5	V _{DD} + 0.5	V
Storage Temperature (Ceramic)	T _{stg}	-65	+150	°C
Temperature Under Bias (Ceramic)	T _{bias}	-40	+125	°C
Output Current ³	I _{OS}	-40	+70	mA

Notes:

1. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of the SCSI User's Guide. Absolute maximum rating conditions for extended periods may affect device reliability.
2. V_{SS} = 0V.
3. Not more than one output may be shorted at a time for a maximum duration of one second.

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Values			Unit
		Min	Typ	Max	
Supply Voltage	V _{DD}	4.75	5.0	5.25	V
Input High Voltage	V _{IH}	2.2			V
Input Low Voltage	V _{IL}			0.8	V
Operating Temperature	T _A	0		70	°C

DC CHARACTERISTICS (Recommended Operating Conditions unless otherwise noted)

Parameter	Symbol	Condition	Values			Unit
			Min	Typ	Max	
Power Supply Current	I _{DDS}	Steady state ¹			100	μA
Power Dissipation	PD			300		mW
Output High Voltage	V _{OH}	I _{OH} = -0.4mA	4.2		V _{DD}	V
Output Low Voltage	V _{OL}	I _{OL} = 3.2mA	V _{SS}		0.4	V
Input High Voltage	V _{IH}		2.2			V
Input Low Voltage	V _{IL}				0.8	V
Input Leakage Current	I _{LI}	V _I = 0 - V _{DD}	-10		10	μA
Input Leakage Current	I _{LZ}	3-state V _I = 0 - V _{DD}	-10		10	μA

Note:

1. V_{IH} = V_{DD}, V_{IL} = V_{SS}

CAPACITANCE (T_A = 25°C, V_{DD} = V_I = 0V, f = 1 MHz)

Parameter	Symbol	Values			Unit
		Min	Typ	Max	
Input Pin Capacitance	C _{IN}			9	pF
Output Pin Capacitance	C _{OUT}			9	pF
I/O Pin Capacitance	C _{I/O}			11	pF



MB87030

PACKAGE DIMENSIONS

