Advanced Products

FUJITSU

October 1986

Edition 2.0

MB88303

NMOS Television Display Controller (TVDC)

Description

The Fujitsu MB88303 NMOS Television Display Controller (TVDC) is an interface LSI that displays 180 alphanumeric characters (20 characters x 9 lines) in white on a TV screen. The characters overlay the picture on the TV screen.

While designed to operate in conjunction with the Fujitsu MB8840/8850 and MB88400/88500 single-chip 4-bit microcomputers, the MB88303 TVDC can also be interfaced to a wide range of 4- and 8-bit microprocessors.


The MB88303 allows simple interface to almost any TV display (raster scan CRT with horizontal and vertical scanning) regardless of interlace or non-interlace scan.


The MB88303 is fabricated with N-channel silicon-gate E/D MOS process, and packaged in a 22-pin plastic DIP. Also, it is powered by a single +5V power supply, and operates over a temperature range of -30°C to +70°C.

Features


- Character display controller available for NTSC, PAL and SECAN TV sets
- 20 character x 9-line screen format (Max. 180 characters/ screen)
- 5x7-dot matrix character format (1-dot horizontal and 2-dot vertical spacings)
- 64-character set
- Programmable character size: 4 widths and 4 heights
- Programmable display start position: 57 horizontal and 64 vertical positions
- Programmable character blinking control

- Automatic inter-dot filling function for improved smoothness
- Black-level background output for improved clarity
- 180 x 7-bit display data RAM
 448 x 5-bit character
- generator ROM
- Four control registers 3-bit general-purpose open-
- drain latched output **On-chip clock generator for**
- external RC-network
- Single +5V power supply
 Wide operating temperature
- range: -30° C to +70° C N-channel silicon-gate E/D
- MOS process 22-pin plastic DIP (Suffix -P)





Block Diagram



Pin Description

| | Symbol | Pin No. | Туре | Function |
|--------------------|------------------------|---------|------|---|
| Power Supply | V _{CC} | 22 | _ | +5V power supply pin. |
| | V _{SS} | 11 | | Ground pin. |
| Clock | EX | 9 | 1 | RC-network externally connected to these pins from On- |
| | <u>×</u> | 10 | 0 | chip oscillator 6MHz clock generator. |
| rocessor Interface | RESET | 1 | I | Reset input: A low level on RESET stops the TVDC and initializes its internal control registers to the following state Horizontal Display Position Register : Cleared. Display/Character Control Register : Cleared. (consisting of Horizontal Character Size, Vertical Char- acter Size, and Blinking Registers) General-Purpose Output Register : Set. As a result, the output pins are clamped in the following |
| | | | | states: VOW = "L", VOB = "H", DO2 = DO1 = DO0 ="H" The address register and display memory are not affected |
| | | | | by RESET. |
| | ••• **•• **•• **•• *** | | | This pin is a non-TTL compatible hysteresis input with an internal pull up. |
| | ADM | 13 | I | Address mode select input for writing data to the internal registers and the display memory: A low level on ADM activates the Direct Address mode. A high level on ADM activates the Address Increment mode. |
| | | | | This pin is a TTL compatible input with an internal pull up |
| | | | | Write strobe input for multiplexed address/data: |
| | LDI | 12 | | Direct Address Mode: At the leading edge of LDI, an 8-bit address on DA7-DA0 is automatically latched into the internal address register. At the trailing edge of LDI, a 7-bi data on DA6-DA0 is written into an internal control registe or an internal display memory location that is designated b the address latched at the leading edge. |
| | | | | Address Increment Mode: At the leading edge of LDI, the address register is automatically incremented. At the trailing edge of LDI, a 7-bit data on DA6-DA0 is written int- an internal control register or a display memory location that is indicated by the address register. |
| | | | | This is a non-TTL compatible input with an internal pull up |
| | DA7-DA0 | 21-14 | 1 | 8-bit parallel multiplexed address/data input: An address/data on DA7-DA0 is written into the internal registers or the display memory at the LDI transition. The address/data input format is DA7: the most significant bit (MSB) DA0: the least significant bit (LSB) |
| | | | | These pins are TTL compatible with internal pull up. |

_

| Pin Description (Continued) | Symbol | Pin No. | Туре | Function |
|--------------------------------|---------|---------|------|--|
| Television Interface | | | | Horizontal synchronization input: HSYNC pulses are supplied by the TV set connected. This signal is the same as the horizontal sync signal of the TV display, which controls display start position. |
| | HSYNC | 8 | 1 | The MB88303 starts to out <u>put cha</u> racter bit patterns on the VOW output, triggered by HYSNC pulse. |
| | | | | This pin is a non-TTL compatible hysteresis input with an internal pull up. |
| | | | | Vertical synchronization input: VSYNC pulses are supplied by the TV set connected. This signal is the same as the vertical sync signal of TV display, which controls display starts position. |
| | VSYNC | 7 | | The MB88303 starts to out <u>put cha</u> racter bit patterns on the VOW output, triggered by VSYNC pulse. |
| | | | | This pin is a non-TTL compatible hysteresis input with an internal pull up. |
| | vow | 5 | 0 | White-level video signal output: The device serially <u>outputs</u> character dot patterns on VOW synchronously with HYSNC pulses. This signal is used for brightness modulation of the TV display. This signal is superimposed on the normal TV video signal. |
| | | | | This pin is a TTL compatible output. |
| | VOB | 6 | 0 | Black-level video signal output: This signal is supplied to the TV to improve clarity of displayed characters when BLK and BLKB bits of the blinking register are set. |
| | | | | This pin is a TTL compatible output. |
| | | | | 3-bit parallel output port: Data written into the general output register appears on pins $\text{DO}_2\text{-}\text{DO}_0$ |
| | DO2-DO0 | 4-2 | 0 | These signals are used for other attribute control to TV. |
| | | | | These are latched open-drain outputs. |

Functional Description

Screen Format and Character Format

The MB88303 TVDC supports the display of 9 lines of 20 characters per line, or a total of up to 180 alphanumeric characters, as shown in Figure 1.

The characters are formed in a 5 x 7-dot matrix, with a 1-dot

space between characters and a 2-dot space between lines. Screen Format also shows the relative on-screen size of the displayed elements. Figure 2 shows the character format.

Character Patterns and Codes The MB88303 has a built-in 5

x 7-dot matrix character

generator ROM. Fig. 6(a) shows internal character patterns in the character generator, which are automatically modifed by "filling" function and displayed on the screen as shown in Figure 3(b). The character patterns are encoded as shown in Table 1.






Figure 2. Character Format

Table 1. Character Codes



Note:

Refer to Page 10 for an explanation of the difference between blanks and back-ground.



Δ

Figure 3(a). Internal Character Dot Patterns (Character Generator ROM Patterns)

ABCDEFGHIJKLM BLANK) NOPQRSTUVWXYZ 2 0123456789? (BACKGROUND) +-*/=&年月日,~~3 ት ቴ ዮ

Figure 3(b). Displayed Character Dot Patterns (Format with "Filling" Function)

ABCDEFGHIJKLM NOPQRSTUVWXYZ 0123456789? (BACKGROUND ↑↓+→+−*/=&年月日

Address Structure

All addresses are 8-bit words. Addresses from 0 [00000000] to 179 [10110011] indicate the display memory locations. Addresses from 180 [10110100] to 183 [10110111] are used for the control reaisters. Figure 4 shows the memory map. Selected addresses are input through pins DA7 to DA0. Addresses 184 above cannot be used.

Display Memory

The display memory is a 180 x 7-bit RAM. Bits 5 to 0 (CH5-CH0) are character code storage; Bit 6 (BC) can be set to "1" to enable blinking, and reset to zero to disable blinking.


Figure 5 shows the word structure; refer to Character Codes table for character codes (see page 5). Selected character codes and blinking control bit are input through pins DA6 to DA0.


Control Registers Horizontal Display Position Register [HP5 to HP0]

This register (address 180) stores the horizontal position of the start of the diplay on the TV screen. The values (000000) to (000110) cannot be used for the horizontal display position register. Since the RESET input clears this register, a value must be set after every **RESET** input. Figure 6 shows the horizontal display position register. For the display starting position control, see page 9.

Vertical Display Position Register [VP5 to VP0]


This register (address 181) stores vertical position of the start of the display on the TV screen. Since the RESET input clears this register, a value must be set after every **RESET** input. Figure 7 shows the vertical display position register. For the display starting position control see page 9.






BIKB


BUINE











REGISTER

Display Control Register

(1) Horizontal Character Size Register [HSZ1 and HSZ0]

These bits indicate the width of the characters. Character width is selectable from 4 values determined by setting HSZ1 and HSZ0 as shown in Table 2. The reset input rests both bits to zero.

Note: T is the period of oscillation frequency Q. When the oscillation frequency is Q [Hz], the period at that time T[s] is 1/Q.

(2) Vertical Character Size Register [VSZ1 and VSZ0]

These bits indicate the height of the characters. Character height is selectable from 4 values by setting VSZ1 and VSZ0 as shown in Table 3. The reset input rests both bits to zero.

Note: 1H (horizontal line) = 63.5μ s. One screen at non-interlace scan is 262.5H.

(3) Blinking Register [BLK, BLKB and BLINK]

- Display Blanking Bit [BLK]


This bit indicates the status of the characters display. When BLK is zero, no data is displayed; to enable display, set BLK to "1". The reset input resets BLK to zero.

 Background Blanking Bit [BLKB]

This bit indicates the status of the background display. When BLKB is zero, background is not displayed regardless of data content; to enable background display, set BLKB to 1. The reset input resets BLKB to zero.

- Blinking Enable Bit [BLINK]

This bit turns blinking on and off. When BLINK is zero, blinking is disabled regardless of blink control bit value of the display memory input; when BLINK is "1", blinking is enabled, provided that the blink control bit of the display memory is set to "1". The reset input resets BLINK to zero. Figure 8. Display Control Register Format







| Code | | | Size | | |
|-----------|---------------------------------|---|---|---|--|
| HSZ1 HSZO | | Dot | Charac-Dot ter (when Q = 6MH T = 167ns) | | |
| 0 | 10T | 2T | 1.67 <i>µ</i> s | 0.33µs | |
| 1 | 20T | 4T | 3.34µs | 0.67µs | |
| 0 | 30T | 6T | 5.01µs | 1.0µs | |
| 1 | 40T | 8T | 6.68µs | 1.34µs | |
| | HSZO 0 1 0 1 | HSZO ter 0 10T 1 20T 0 30T | Charac- ter Dot 0 10T 2T 1 20T 4T 0 30T 6T | Charac- ter Charac- ter 0 10T 2T 1.67 µs 1 20T 4T 3.34 µs 0 30T 6T 5.01 µs | |


Table 3. Vertical Character Size

| Code | | Size | | | | | |
|------|------|-----------|-----|--|--|--|--|
| VSZ1 | VSZO | Character | Dot | | | | |
| 0 | 0 | 14H | 2H | | | | |
| 0 | 1 | 28H | 4H | | | | |
| 1 | 0 | 42H | 6H | | | | |
| 1 | 1 | 56H | 8H | | | | |

Figure 9. General Output Register Format







General Output Register

This is a 3-bit latched output; data written to DO2 to DO0 is output to the open drain terminals DO2 to DO0. The reset input sets DO2 to DO0 lines to "1".

Data Input

MB88303 has two modes for writing data to the control registers and display memory. The modes are switched by the ADM input.

Direct Address Mode

This mode is enabled when input to the ADM terminal is low. When the input signal to the LDI terminal goes high, data on DA7 to DA0 are latched to the address register. When the LDI terminal signal goes low, 7 bits of data, DA6 to DA0, are written to the memory specified by the memory address register. Fig. 10(a) is the timing diagram.

Address Increment Mode

This mode is enabled when input to the ADM terminal is high. When the input signal to the LDI terminal goes high, the data currently latched to the address register are incremented. When the LDI terminal signal goes low, 7 bits of data, DA6 to DA0, are written to the memory specified by the address register after incrementing. Fig. 10(b) is the timing diagram.

Reset

1. The following internal registers are cleared by RESET.

Horizontal character size register: HSZ1 = HSZ0 = "0"

Horizontal display position register: HP5 to HP0 = "0"

Vertical character size register: VSZ1 = VSZ0 = "0"

Vertical display position register:

VP5 to VP0="0"

Blinking register: BLINK = BLKB = BLK = "0"

Figure 10(b). Address Increment Mode Timing





Figure 11. Display Start Position



Note: If T(s) is the period when the oscillating frequency is fc (Hz), H will be equal tolone period of the horizontal synchronization signal.

2. General output register (DO outputs) is set by RESET. DO2 = DO1 = DO0 = "1" ("H")

3. VOW and <u>VOB outputs are</u> initialized by RESET as follows:

VOW = "L", $\overline{\text{VOB}}$ = "H" (Blanks are displayed on the screen.)

No character is displayed on the TV screen until "BLK" bit (Bit 4 of Blinking Register) is set to "1". 4. Address register and Display data memory are not affected by RESET.

Display Starting Position Control

The horizontal and vertical display starting points on the TV screen are determined by specifying the position at which the black background display begins. This is done with the values of addresses HP5 to HP0 and VP5 to VP0 as shown in Fig. 6 and Fig. 7.

The horizontal starting position HS and the vertical start position VS may be found using the following equations: HS = T \times 4 [2⁵ \times HP5 + 2⁴ \times HP4 + 2³ \times HP3 + 2² \times HP2² + 2 \times HP1 + HP0) + P]

VS = H × 4 (2⁵ × VP5 + 2⁴ × VP4 + 2³ × VP3 + 2² × VP2 + 2 × VP1 + VP0)

where: P = width of character, from Table 4; T = 1/fc [fc = oscillating frequency: 6MHz typ.] H = period of horizontal synchronization signal [63.5μ s typ.]

Blinking Control

The MB88303 supports blinking of any desired character(s) on the screen. Blinking affects only those characters for which the blinking bit is set to 1. Display is on for approximately 0.5s and off for the same period (vertical synchronization pulse x 64).

| Table 4. | P Values | |
|----------|----------|--|
|----------|----------|--|

| HSZ1 | HSZO | Р | |
|------|------|----|--|
| 0 | 0 | 9 | |
| 0 | 1 | 10 | |
| 1 | 0 | 11 | |
| 1 | 1 | 12 | |

Figure 12(a). Dot Filling Examples






Figure 12(b). Simple 5×7 Matrix [Left] & with "Filling" Function [Right]





Blinking can be set as follows:

1. Set the blinking enable bit of the display control register to 1.

2. Set the blink control bit to 1 for the position of the display memory corresponding to the character for which blinking is desired.

"Filling" Function

"Filling" is the process whereby dot matrix displays like those in (A) of Fig. 12(a) 'a; are filled out to the form shown in (B) by the display of an intermediate dot. As can be seen from Fig. 12(b) "filling" results in a smoother and more pleasing shape than can be attained with an ordinary 5 x 7-dot matrix.

FUJITSU

MB88303

Functional Description (Continued)

Display Output Timing

Fig 13. shows the timing for VOW and VOB for the overlayed portion of a display consisting of the letter "A", a "blank" (character code 0F), "background" (character code 2E), and the letter "B", with the display blinking and background blanking set to 1.

Note that the display of the background changes during the "BLANK" character when the VOB line goes high.

Difference Between Blanks and Background

Note: In Fig. 14(b) which shows a screen of characters overlaying the picture of a


Figure 13. Display Output Timing

woman, a blank (character code 0F) displays differently from background (character code 2E), depending on whether VOB is used or not.

In Fig. 14(b) both pictures display the letter "A", a "blank", a "background", the letter "B", and a "blank".

In the right picture of Fig. 14(b), where VOB is on, the character displays are bounded by a black frame, so that the spaces between characters display as black. Where a blank is displayed, a 5 x 7-dot portion of the TV picture is visible. The background display is black.

In the left picture of Fig. 14(b), were VOB is off, the TV picture is visible everywhere on the screen except where the characters display in white. Here, blanks and background are displayed identically. Note that the broken lines have been drawn in to indicate where the frames would be displayed if they were displayed on the screen.




Notes:

1

 For HSYNC and VSYNC input signals, both cycle and rise/fall times must be constant.
 Character output during the blanking period of TV should be inhibited. If not, character shapes may change. So, blanks should be written for memory addresses which cannot be displayed on the screen.

Figure 15. Application Example



Absolute Maximum Ratings

| Parameter | Symbol | Pin | Rating | Unit V | |
|-----------------------|------------------|---------------------------------|--|-----------|--|
| Supply Voltage | V _{CC} | V _{CC} | V _{SS} -0.3 to V _{SS} +7.0 | | |
| Input Voltage | V _{IN} | EX, RESET, ADM, LDI, DA7-DA0 | V_{SS} -0.3 to V_{SS} +7.0 | v | |
| Output Voltago | V | VOW, VOB | V _{SS} -0.3 to V _{SS} +7.0 | V | |
| Output Voltage | V _{OUT} | D00-D02 | V _{SS} -0.3 to V _{SS} +15 | V | |
| Operating Temperature | T _A | | -30 to +70 | °C | |
| Storage Temperature | T _{stg} | | -55 to +150 | °C | |
| Power Dissipation | PD | | 600 | mW | |
| | | | | | |

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

FUJITSU

Recommended Operating Conditions

| | | | Value | | | |
|------------------------------|------------------|---|-------|------|-----------------|------|
| Parameter | Symbol | Pin | Min. | Typ. | Max. | Unit |
| Supply Valtage | V _{CC} | V _{cc} | 4.5 | 5.0 | 5.5 | – V |
| Supply Voltage | V _{SS} | V _{SS} | | 0 | | - v |
| | VIH | DA7-DA0, ADM | 2.0 | | V _{CC} | ٧ |
| Input High Voltage | V _{IHS} | RESET, LDI VSYNC, HSYNC | 3.0 | | V _{cc} | v |
| Input Low Voltage | VIL | <u>DA7-D</u> A0, ADM <u>RESET</u> , L <u>DI</u> VSYNC, HSYNC, EX | -0.3 | | 0.8 | V |
| Operating Temperature | Τ _A | | -30 | | +70 | °C |
| Operating Clock Frequency | f _c | EX, X | | | 6.7 | MHz |


DC Characteristics (Recommended operating conditions unless otherwise noted.)

| | Value | | | | | | |
|-------------------|---|---|--|--|---|---|--|
| Symbol | Pin | Min. | Тур. | Max. | Unit | Condition | |
| V _{OH} | VOW, VOB | 2.4 | _ | _ | v | V _{CC} = 4.5V, I _{OH} = -200µA | |
| | DO2-DO0 | Open | Drain | | - | | |
| | VOW, VOB | _ | _ ` | 0.4 | | V _{CC} = 4.5V, I _{OL} = 1.8mA | |
| V _{OL} | DO2-DO0 | _ | | 0.4 | v | V _{CC} = 4.5V, I _{OL} = 1.8mA, with 5kΩ external pull-up resistor | |
| l _{leak} | DO2-DO0 | _ | _ | 50 | μΑ | V_{CC} = 5.5V, V_{OH} = 13.2V, at OFF state with with 5K Ω external pull-up resistor | |
| I _{IL} | RESET, LDI, ADM, VSYNC, HSYNC, DA7-DA0 | | | -60 | μΑ | V _{CC} = 5.5V, V _{IL} = 0.4V | |
| I _{CC} | V _{cc} | | 80 | 120 | mA | $V_{CC} = 5.5V,$ All outputs open, $f_c = 6.7MHz,$ reset state | |
| | V _{OH} V _{OL} I _{leak} | V _{OH} DO2-DO0 VOW, VOB VOL DO2-DO0 I _{Ieak} DO2-DO0 I _{Ieak} DO2-DO0 I _{Ieak} RESET, LDI, <u>ADM, VSYNC, HSYNC, DA7-DA0</u> | VOH VOW, VOB 2.4 DO2-DO0 Open VOL - VOL - DO2-DO0 - Ileak DO2-DO0 - Ileak DO2-DO0 - IIL RESET, LDI, ADM, VSYNC, HSYNC, DA7-DA0 - | V _{OH} VOW, VOB 2.4 — DO2-DO0 Open Drain VOL VOW, VOB — — VOL DO2-DO0 — — Ileak DO2-DO0 — — Ileak DO2-DO0 — — Ileak DO2-DO0 — — Ileak DO2-DO0 — — DO2-DO0 — — — | VOH VOW, VOB 2.4 — — DO2-DO0 Open Drain | $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | |

AC Characteristics (Recommended operating conditions unless otherwise noted.)

| | | | Value | | | |
|-------------------------|--|------------|-------|------|------|------------------|
| Parameter | Symbol | Pin | Min. | Max. | Unit | Condition |
| LDI Pulse Width | t _{WLDI} | LDI | 5 | | μs | Fig. 15, Fig. 18 |
| LDI Rise/Fall Time | t _{rLDI} t _{fLDI} | LDI | | 1 | μs | Fig. 15, Fig. 18 |
| ADM Setup Time | t _{AS} | ADM | 0.5 | | μs | Fig. 15, Fig. 18 |
| ADM Hold Time | t _{AH} | ADM | 2 | | μs | Fig. 15, Fig. 18 |
| Address/Data Setup Time | ts | DA0 to DA7 | 0.5 | | μs | Fig. 15, Fig. 18 |
| Address/Data Hold Time | t _H | DA0 to DA7 | 2 | | μs | Fig. 15, Fig. 18 |
| DO Output Delay Time | t _{DD} | DO0 to DO2 | | 0.6 | μs | Fig. 16, Fig. 18 |
| RESET Pulse Width | t _{RST} | RESET | 4 | | μs | Fig. 17, Fig. 18 |
| RESET Setup Time | t _{RSTS} | RESET | 1 | | μs | Fig. 17, Fig. 18 |
| RESET Hold Time | t _{RSTH} | RESET | 3 | | μs | Fig. 17, Fig. 18 |









Figure 17. RESET Input Timing



Notes:

- 1. If t_{RSTS} spec. (1µs min.) is not met, the MB88303 cannot be reset.
- 2. If t_{RSTH} spec. (3µs min.) is not met, then the TV screen will be disturbed. This is caused by the undefined data on the DA line written into internal registers and display memory at LDI's high-to-low transition during RESET = "L". This case occurs, for example, when RESET goes high just after LDI goes low, shown at top, right diagram. This unacceptable RESET timing is caused when the device is reset separately from the processor connected to the device. However, when LDI level is fixed high or low during reset (i.e. RESET = "L") shown at bottom right diagram, the TV screen is not disturbed.






Figure 18. AC Test Conditions

Input Conditions

Timing Reference Levels:

3.0V for a logic "1" (RESET, LDI) 2.0V for a logic "1" (ADM, DA7-DA0) 0.8V for a logic "0"


Output Conditions


Timing Reference Levels:

2.4V for a logic "1" 0.4V for a logic "0"

Output Load Circuit:


 $\begin{array}{l} R_L = 4k\Omega \\ C_L = 50 pF \\ (including scope and jig capacitances) \\ * with external 5k\Omega pull-up resistor at DO2-DO0 \\ for t_{DD} \end{array}$






4

Figure 19. RC—Network Oscillator Circuit




Note: The clock frequency (fc) has wide variation from device to device. The clock frequency also considerably depends on the ambient temperature and supply voltage. Therefore, to limit the clock frequency within the specified range, it is required to adjust it with the external resistor in advance.

I/O Circuit Configuration



MB88303



,

4