8-bit Proprietary Microcontroller

CMOS

F²MC-8L MB89660 Series

MB89663/665/P665/W665

■ DESCRIPTION

The MB89660 series has been developed as a general-purpose version of the F²MC*-8L family consisting of proprietary 8-bit single-chip microcontrollers.

In addition to a compact instruction set, the microcontrollers contain a variety of peripheral functions such as timers, a UART, a serial interface, an 8-bit A/D converter, an input capture, an output compare, and an external interrupt. The MB89660 series is applicable to a wide range of applications from welfare products to industrial equipment.

*: F²MC stands for FUJITSU Flexible Microcontroller.

■ FEATURES

• Package expansion
  QFP package
  SDIP package

(Continued)

■ PACKAGE

64-pin Plastic SH-DIP

64-pin Plastic QFP

64-pin Ceramic SH-DIP

(DIP-64P-M01)

(FPT-64P-M06)

(DIP-64C-A06)

(Continued)
- F[2]MC-8L family CPU core

Instruction set optimized for controllers
- Multiplication and division instructions
- 16-bit arithmetic operations
- Test and branch instructions
- Bit manipulation instructions, etc.

- Three types of timers
  8-bit PWM timer
  8/16-bit timer/counter
  20-bit time-base timer
- Functions that permit communications with a variety of devices
  UART which permits selection of synchronous/asynchronous communications
  A serial interface that permits selection of the transfer direction
- 8-bit A/D converter: 8 channels
  Sense mode function capable of performing compare operation in 5 μs
  Activation by external input possible
- Real-time control
  Input capture: 2 channels
  Output compare: 2 channels
- External interrupt: 4 channels
  Two channels are independent and capable of wake-up from low-power consumption modes (with an edge detection function).
- Low power consumption modes
  Stop mode (Oscillation stops to minimize the current consumption.)
  Sleep mode (The CPU stops to reduce the current consumption to approx. 1/3 of normal.)
  Hardware standby mode (Wake-up from this mode and activation by pin input only.)

■ PRODUCT LINEUP

Part number / Parameter	MB89663	MB89665	MB89W665	MB89P665
Classification	Mass production products (mask ROM products)		EPROM product	One-time PROM product, also used for evaluation
ROM size	8 K × 8 bits (internal mask ROM)	16 K × 8 bits (internal mask ROM)	16 K × 8 bits (internal PROM, programming with general-purpose EPROM programmer)	16 K × 8 bits (internal PROM, programming with general-purpose EPROM programmer)
RAM size	256 × 8 bits	512 × 8 bits		
CPU functions	Number of instructions: 136 Instruction bit length: 8 bits Instruction length: 1 to 3 bytes Data bit length: 1,8, 16 bits Minimum execution time: 0.4 µs/10 MHz Interrupt processing time: 3.6 µs/10 MHz			
Ports	Output ports (CMOS): 8 Output ports (N-ch open-drain): 8 (All also serve as peripherals.) I/O ports (CMOS): 36 (19 ports also serve as peripherals.) Total: 52			
8-bit PWM timer	8-bit reload timer operation (toggled output capable, operating clock cycle: 0.4 µs, 6.4 µs, 25.6 µs) 8-bit resolution PWM operation (conversion cycle: 102 µs, 1.6 ms, 6.6 ms)			
8/16-bit timer/ counter	Independent 8-bit reload timer/counter operation: 2 channels Single 16-bit event counter (cascade connection): 1 channel One clock selectable from four transfer clocks (one external shift clock, three internal clocks: 0.8 µs, 3.2 µs, 12.8 µs)			
UART	8 bits Full-duplex double buffer Synchronous and asynchronous data transfer			
8-bit serial I/O	8 bits LSB first/MSB first selectability One clock selectable from four transfer clocks (one external shift clock, three internal shift clocks: 0.8 µs, 3.2 µs, 12.8 µs)			
8-bit A/D converter	8-bit resolution × 8 channels A/D conversion mode (conversion time: 18 µs at 10 MHz) Sense mode (conversion time: 5 µs at 10 MHz) Continuous activation by an external activation or an internal timer capable Reference voltage input			
Real-time I/O	16-bit timer: operating clock cycle (0.4 µs, 0.8 µs, 1.6 µs, 3.2 µs) overflow interrupt Input capture: 16 bits × 2 channels (External trigger edge selectability) Output compare: 16 bits × 2 channels			

(Continued)

(Continued)

Part number Parameter	MB89663	MB89665	MB89W665	MB89P665
External interrupt	4 channels (edge selection, interrupt vector, source flag) Rising edge/falling edge/both edges selectability Used also for wake-up from stop/sleep mode. (Edge detection is also permitted in stop mode.) (Wake-up from hardware standby mode is not possible)			
Standby mode	Sleep mode, stop mode, and hardware standby mode			
Process	CMOS			
Operating voltage*	2.2 V to 6.0 V		2.7 V to 6.0 V	

* : Varies with conditions such as the operating frequency. (See section "■ Electrical Characteristics.")

■ PACKAGE AND CORRESPONDING PRODUCTS

Package	MB89663 MB89665 MB89P665	MB89W665
DIP-64P-M01	○	×
DIP-64C-A06	×	○
FPT-64P-M06	○	×

○ : Available   × : Not available

Note: For more information about each package, see section "■ Package Dimensions."

■ DIFFERENCES AMONG PRODUCTS

1. Memory Size

Before evaluating using the OTPROM (one-time PROM) product (also used for evaluation), verify its differences from the product that will actually be used: Take particular care on the following points:

- On the MB89663, register bank from 16 to 32 cannot be used.
- On the MB89P665, address $BFF0_H$ to $BFF6_H$ comprise the option setting area, option settings can be read by reading these addresses.
- The stack area, etc., is used.

2. Current Consumption

- When operated at low speed, the product with an OTPROM or an EPROM will consume more current than the product with a mask ROM.

- However, the current comsumption in sleep/stop modes is the same. (For more information, see sections "■ Electrical Characteristics" and "■ Example Characteristics."

3. Mask Options

Functions that can be selected as options and how to designate these options vary by the product.

Before using options check section "■ Mask Options."

Take particular care on the following points:

- On the MB89P665, a pull-up resistor must be selected in a group of four pins for P54 to P57.
- For all products, P50 to P57 must be set to without a pull-up resistor when an A/D converter is used.

■ PIN ASSIGNMENT

(Top view)

```
P36/RTO1   1                          64  Vcc
P37/ADST   2                          63  P35/RTO0
P40/SCK1   3                          62  P34/RTI1
P41/SO1    4                          61  P33/RTI0
P42/SI1    5                          60  P32/TO2
P43/SCK2   6                          59  P31/TO1
P44/SO2    7                          58  P30/EC
P45/SI2    8                          57  Vss
P46/PTO    9                          56  P00
P47       10                          55  P01
P50/AN0   11                          54  P02
P51/AN1   12                          53  P03
P52/AN2   13                          52  P04
P53/AN3   14                          51  P05
P54/AN4   15                          50  P06
P55/AN5   16                          49  P07
P56/AN6   17                          48  P10
P57/AN7   18                          47  P11
AVcc      19                          46  P12
AVR       20                          45  P13
AVss      21                          44  P14
P60/INT0  22                          43  P15
P61/INT1  23                          42  P16
P62/INT2  24                          41  P17
P63/INT3  25                          40  P20
HST       26                          39  P21
RST       27                          38  P22
MOD0      28                          37  P23
MOD1      29                          36  P24
X0        30                          35  P25
X1        31                          34  P26
Vss       32                          33  P27
```

(DIP-64P-M01)
(DIP-64C-A06)

(Top view)

Top pins (64–52): P44/SO2, P43/SCK2, P42/SI1, P41/SO1, P40/SCK1, P37/ADST, P36/RTO1, Vcc, P35/RTO0, P34/RTI1, P33/RTI0, P32/TO2, P31/TO1

```
P45/SI2    1                          51  P30/EC
P46/PTO    2                          50  Vss
P47        3                          49  P00
P50/AN0    4                          48  P01
P51/AN1    5                          47  P02
P52/AN2    6                          46  P03
P53/AN3    7                          45  P04
P54/AN4    8                          44  P05
P55/AN5    9                          43  P06
P56/AN6   10                          42  P07
P57/AN7   11                          41  P10
AVcc      12                          40  P11
AVR       13                          39  P12
AVss      14                          38  P13
P60/INT0  15                          37  P14
P61/INT1  16                          36  P15
P62/INT2  17                          35  P16
P63/INT3  18                          34  P17
HST       19                          33  P20
```

Bottom pins (20–32): RST, MOD0, MOD1, X0, X1, Vss, P27, P26, P25, P24, P23, P22, P21

(FPT-64P-M06)

6

■ PIN DESCRIPTION

Pin no.		Pin name	Circuit type	Function
DIP[*1]	QFP[*2]			
30	23	X0	A	Crystal oscillator pins
31	24	X1		
28	21	MOD0	B	Operating mode selection pins Connect directly to V$_{CC}$ or V$_{SS}$. A pull-down resistor is selectable as an option for mask ROM products.
29	22	MOD1		
27	20	$\overline{RST}$	C	Reset I/O pin This port is an N-ch open-drain output type with pull-up resistor and a hysteresis input type. "L" is output from this pin by an internal reset source. The internal circuit is initialized by the input of "L".
26	19	$\overline{HST}$	G	Hardware standby input pin Connect directly to V$_{CC}$ when hardware standby is not used.
56 to 49	49 to 42	P00 to P07	D	General-purpose I/O ports
48 to 41	41 to 34	P10 to P17		
40 to 33	33 to 26	P20 to P27	F	General-purpose output ports
58	51	P30/EC	E	General-purpose I/O port Also serves as an external clock input for an 8/16-bit timer/counter. This pin is a hysteresis input type and with a noise canceller.
59	52	P31/TO1	E	General-purpose high-current I/O port Also serves as an 8/16-bit timer/counter output. This pin is a hysteresis input type and with a noise canceller.
60	53	P32/TO2	E	General-purpose I/O port Also serves as an 8/16-bit timer/counter output. This pin is a hysteresis input type and with a noise canceller.
61	54	P33/RTI0	E	General-purpose I/O ports Also serve as the data input for the input capture. This pin is a hysteresis input type and with a noise canceller.
62	55	P34/RTI1		
63	56	P35/RTO0	E	General-purpose I/O ports Also serve as the data output for the output compare. This pin is a hysteresis input type and with a noise canceller.
1	58	P36/RTO1		
2	59	P37/ADST	E	General-purpose heavy-current I/O port Also serves as the external activation input for the A/D converter. This pin is a hysteresis input type and with a noise canceller.

*1: DIP-64P-M01, DIP-64C-A06 *(Continued)*
*2: FPT-64P-M06

(Continued)

Pin no.		Pin name	Circuit type	Function
DIP[*1]	QFP[*2]			
3	60	P40/SCK1	E	General-purpose I/O port Also serves as the clock I/O for the UART. This pin is a hysteresis input type and with a noise canceller.
4	61	P41/SO1	E	General-purpose I/O port Also serves as the data output for the UART. This pin is a hysteresis input type and with a noise canceller.
5	62	P42/SI1	E	General-purpose I/O port Also serves as the data input for the UART. This pin is a hysteresis input type and with a noise canceller.
6	63	P43/SCK2	E	General-purpose I/O port Also serves as the clock I/O for the 8-bit serial I/O interface. This pin is a hysteresis input type and with a noise canceller.
7	64	P44/SO2	E	General-purpose I/O port Also serves as the data output for the 8-bit serial I/O interface. This pin is a hysteresis input type and with a noise canceller.
8	1	P45/SI2	E	General-purpose I/O port Also serves as the data input for the 8-bit serial I/O interface. This pin is a hysteresis input type and with a noise canceller.
9	2	P46/PTO	E	General-purpose I/O port Also serves as a toggle output for an 8-bit PWM timer. This pin is a hysteresis input type and with a noise canceller.
10	3	P47	E	General-purpose I/O port This pin is a hysteresis input type and with a noise canceller.
11 to 18	4 to 11	P50/AN0 to P57/AN7	H	N-ch open-drain output-only ports Also serve as the analog input for the A/D converter.
22 to 25	15 to 18	P60/INT0 to P63/INT3	E	General-purpose I/O ports These pins also serve as an external interrupt input. These pins are a hysteresis input type and with a noise canceller.
64	57	V_{CC}	—	Power supply pin
32 57	25 50	V_{SS}	—	Power supply (GND) pins
19	12	AV_{CC}	—	A/D converter power supply pin
20	13	AVR	—	A/D converter reference voltage input pin
21	14	AV_{SS}	—	A/D converter power supply pin Use this pin at the same voltage as V_{SS}.

*1: DIP-64P-M01, DIP-64C-A06
*2: FPT-64P-M06

■ I/O CIRCUIT TYPE

Type	Circuit	Remarks
A	X1 X0 Standby control signal	• External clock input selection versions of crystal or ceramic oscillation type • At an oscillation feedback resistor of approximately 1 MΩ/5.0 V
B		• CMOS input • Built-in pull-down resistor (mask ROM products only)
C	R P-ch N-ch	• At an output pull-up resistor (P-ch) of approximately 50 kΩ/5.0 V • Hysteresis input
D	R P-ch P-ch N-ch	• CMOS output • CMOS input • Pull-up resistor optional
E	R P-ch P-ch N-ch	• CMOS output • Hysteresis input • Pull-up resistor optional
F	P-ch N-ch	• CMOS output

(Continued)

(Continued)

Type	Circuit	Remarks
G		• Hysteresis input
H	R, P-ch, P-ch, N-ch, Analog input	• N-ch open-drain output • Analog input • Pull-up resistor optional

■ HANDLING DEVICES

1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than V_{CC} or lower than V_{SS} is applied to input and output pins other than medium- or high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in section " ■ Electrical Characteristics" is applied between V_{CC} and V_{SS}.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also take care to prevent the analog power supply (AV_{CC} and AVR) and analog input from exceeding the digital power supply (V_{CC}) when the analog system power supply is turned on and off.

2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

3. Treatment of Power Supply Pins on Microcontrollers with A/D Converters

Connect to be $AV_{CC} = V_{CC}$ and $AV_{SS} = AVR = V_{SS}$ if the A/D converters are not in use.

4. Power Supply Voltage Fluctuations

Although V_{CC} power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that V_{CC} ripple fluctuations (P-P value) will be less than 10% of the standard V_{CC} value at the commercial frequency(50 to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

5. Precautions when Using an External Clock

Even when an external clock is used, oscillation stabilization time is required for power-on reset (optional) and wake-up from stop mode.

■ **PROGRAMMING TO THE EPROM ON THE MB89P665**

   The MB89P665 is an OTPROM version of the MB89660 series.

1. Features

   • 16-Kbyte PROM on chip
   • Options can be set using the EPROM programmer.
   • Equivalency to the MBM27C256A in EPROM mode (when programmed with the EPROM programmer)

2. Memory Space

   Memory space in each mode such as 16-Kbyte PROM, option area is diagrammed below.

3. Programming to the PROM

In EPROM mode, the MB89P665A functions equivalent to the MBM27C256A. This allows the PROM to be programmed with a general-purpose EPROM programmer (the electronic signature mode cannot be used) by using the dedicated socket adapter.

- **Programming procedure**

(1) Set the EPROM programmer to the MBM27C256A.

(2) Load program data into the EPROM programmer at 4000_H to $7FFF_H$ (note that addresses $C000_H$ to $FFFF_H$ while operating as a single chip assign to 4000_H to $7FFF_H$ in EPROM mode).
Load option data into addresses $3FF0_H$ to $3FF6_H$ of the EPROM programmer. (For information about each corresponding option, see "8. Setting OTPROM Options.")

(3) Program with the EPROM programmer.

4. Recommended Screening Conditions

High-temperature aging is recommended as the pre-assembly screening procedure for a product with a blanked OTPROM microcomputer program.

5. Programming Yield

All bits cannot be programmed at Fujitsu shipping test to a blanked OTPROM microcomputer, due to its nature. For this reason, a programming yield of 100% cannot be assured at all times.

6. Erasure Procedure

In order to clear all locations of their programmed contents, it is necessary to expose the internal EPROM to an ultraviolet light source. A dosage of 10 W-seconds/cm^2 is required to completely erase an internal EPROM. This dosage can be obtained by exposure to an ultraviolet lamp (wavelength of 2537 Angstroms (Å)) with intensity of 12000 μW/cm^2 for 15 to 21 minuites. The internal EPROM should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the internal EPROM and similar devices, will erase with light sources having wave-lengths shorter than 4000 Å. Although erasure time will be much longer than with UV source at 2537 Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the internal EPROM, and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package windows should be covered by an opaque label or substance.

7. EPROM Programmer Socket Adapter

Package	Compatible socket adapter
FPT-64P-M06	ROM-64QF-28DP-8L
DIP-64P-M01	ROM-64SD-28DP-8L

Inquiry: Sun Hayato Co., Ltd.: TEL 81-3-3802-5760
Note: Connect the adapter jumper pin to V_{SS} when using.

14

8. Setting OTPROM Options

The programming procedure is the same as that for the PROM. Options can be set by programming values at the addresses shown on the memory map. The relationship between bits and options is shown on the following bit map:

• **OTPROM option bit map**

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
3FF0$_H$	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Oscillation stabilization time 1: Crystal 0: Ceramic	Reset pin output 1: Yes 0: No	Power-on reset 1: Yes 0: No	Vacancy Readable and writable	Vacancy Readable and writable
3FF1$_H$	P07 Pull-up 1: No 1: Yes	P06 Pull-up 1: No 1: Yes	P05 Pull-up 1: No 0: Yes	P04 Pull-up 1: No 0: Yes	P03 Pull-up 1: No 0: Yes	P02 Pull-up 1: No 0: Yes	P01 Pull-up 1: No 0: Yes	P00 Pull-up 1: No 0: Yes
3FF2$_H$	P17 Pull-up 1: No 0: Yes	P16 Pull-up 1: No 0: Yes	P15 Pull-up 1: No 0: Yes	P14 Pull-up 1: No 0: Yes	P13 Pull-up 1: No 0: Yes	P12 Pull-up 1: No 0: Yes	P11 Pull-up 1: No 0: Yes	P10 Pull-up 1: No 0: Yes
3FF3$_H$	P37 Pull-up 1: No 0: Yes	P36 Pull-up 1: No 0: Yes	P35 Pull-up 1: No 0: Yes	P34 Pull-up 1: No 0: Yes	P33 Pull-up 1: No 0: Yes	P32 Pull-up 1: No 0: Yes	P31 Pull-up 1: No 0: Yes	P30 Pull-up 1: No 0: Yes
3FF4$_H$	P47 Pull-up 1: No 0: Yes	P46 Pull-up 1: No 0: Yes	P45 Pull-up 1: No 0: Yes	P44 Pull-up 1: No 0: Yes	P43 Pull-up 1: No 0: Yes	P42 Pull-up 1: No 0: Yes	P41 Pull-up 1: No 0: Yes	P40 Pull-up 1: No 0: Yes
3FF5$_H$	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	P57 to P54 Pull-up 1: No 0: Yes	P53 Pull-up 1: No 0: Yes	P52 Pull-up 1: No 0: Yes	P51 Pull-up 1: No 0: Yes	P50 Pull-up 1: No 0: Yes
3FF6$_H$	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	P63 Pull-up 1: No 0: Yes	P62 Pull-up 1: No 0: Yes	P61 Pull-up 1: No 0: Yes	P60 Pull-up 1: No 0: Yes

Note: • Set each bit to erase.
• Do not write 0 to the vacant bit.
The read value of the vacant bit is 1, unless 0 is written to it.

■ **BLOCK DIAGRAM**

■ CPU CORE

1. Memory Space

The microcontrollers of the MB89660 series offer a memory space of 64 Kbytes for storing all of I/O, data, and program areas. The I/O area is located at the lowest address. The data area is provided immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end, that is, near the highest address. Provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area. The memory space of the MB89660 series is structured as illustrated below.

Memory Space

MB89663	MB89665 / MB89W665 / MB89P665
0000H — I/O	0000H — I/O
0080H — RAM 256 B	0080H — RAM 512 B
0100H — Register	0100H — Register
0180H	0200H
	0280H
Not available	Not available
	C000H
E000H — ROM 8 KB	ROM* 16 KB
FFFFH	FFFFH

*: When the MB89P665 is used for evaluation, the internal ROM cannot be used.

2. Registers

The F²MC-8L family has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following dedicated registers are provided:

Program counter (PC):	A 16-bit register for indicating instruction storage positions
Accumulator (A):	A 16-bit temporary register for storing arithmetic operations, etc. When the instruction is an 8-bit data processing instruction, the lower byte is used.
Temporary accumulator (T):	A 16-bit register which performs arithmetic operations with the accumulator When the instruction is an 8-bit data processing instruction, the lower byte is used.
Index register (IX):	A 16-bit register for index modification
Extra pointer (EP):	A 16-bit pointer for indicating a memory address
Stack pointer (SP):	A 16-bit register for indicating a stack area
Program status (PS):	A 16-bit register for storing a register pointer, a condition code

```
         ←  16 bits  →                          Initial value

        ┌──────────────┐
        │      PC      │   : Program counter           FFFD_H
        └──────────────┘
        ┌──────────────┐
        │      A       │   : Accumulator               Undefined
        └──────────────┘
        ┌──────────────┐
        │      T       │   : Temporary accumulator     Undefined
        └──────────────┘
        ┌──────────────┐
        │      IX      │   : Index register            Undefined
        └──────────────┘
        ┌──────────────┐
        │      EP      │   : Extra pointer             Undefined
        └──────────────┘
        ┌──────────────┐
        │      SP      │   : Stack pointer             Undefined
        └──────────────┘
        ┌──────────────┐
        │      PS      │   : Program status    I-flag = 0, IL1, 0 = 11
        └──────────────┘                       Other bits are undefined.
```

The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)

Structure of the Program Status Register

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PS			RP			Vacancy	Vacancy	Vacancy	H	I	IL1, 0		N	Z	V	C

RP ⟵⟶ | CCR ⟵⟶

The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.

Rule for Conversion of Actual Addresses of the General-purpose Register Area

RP   Lower OP codes

"0" "0" "0" "0" "0" "0" "0" "1" | R4 R3 R2 R1 R0 | b2 b1 b0

↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓

Generated addresses   A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0

The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

H-flag: Set when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared otherwise. This flag is for decimal adjustment instructions.

I-flag: Interrupt is allowed when this flag is set to 1. Interrupt is prohibited when the flag is set to 0. Set to 0 when reset.

IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

IL1	IL0	Interrupt level	High-low
0	0	1	High
0	1	1	
1	0	2	
1	1	3	Low = no interrupt

N-flag: Set if the MSB is set to 1 as the result of an arithmetic operation. Cleared when the bit is set to 0.

Z-flag: Set when an arithmetic operation results in 0. Cleared otherwise.

V-flag: Set if the complement on 2 overflows as a result of an arithmetic operation. Reset if the overflow does not occur.

C-flag: Set when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared otherwise. Set to the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided:

    General-purpose registers: an 8-bit register for storing data

The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers. Up to a total of 16 banks can be used on the MB89663 and a total of 32 banks can be used on the MB89665/P665/W665. The bank currently in use is indicated by the register bank pointer (RP).

Note: The number of register banks that can be used varies with the RAM size.

Register Bank Configuration

This address = $0100_H + 8 \times (RP)$

| R0 |
| R1 |
| R2 |
| R3 |
| R4 |
| R5 |
| R6 |
| R7 |

32 banks

Memory area

■ I/O MAP

Address	Read/write	Register name	Register description
00H	(R/W)	PDR0	Port 0 data register
01H	(W)	DDR0	Port 0 data direction register
02H	(R/W)	PDR1	Port 1 data register
03H	(W)	DDR1	Port 1 data direction register
04H	(R/W)	PDR2	Port 2 data register
05H			Vacancy
06H			Vacancy
07H			Vacancy
08H	(R/W)	STBC	Standby control register
09H	(R/W)	WDTC	Watchdog timer control register
0AH	(R/W)	TBTC	Watch interrupt control register
0BH			Vacancy
0CH	(R/W)	PDR3	Port 3 data register
0DH	(W)	DDR3	Port 3 data direction register
0EH	(R/W)	PDR4	Port 4 data register
0FH	(W)	DDR4	Port 4 data direction register
10H	(R/W)	PDR5	Port 5 data register
11H			Vacancy
12H	(R/W)	PDR6	Port 6 data register
13H	(W)	DDR6	Port 6 data direction register
14H			Vacancy
15H	(R/W)	ADC1	A/D converter control register 1
16H	(R/W)	ADC2	A/D converter control register 2
17H	(R/W)	ADCD	A/D converter data register
18H	(R/W)	T2CR	8/16-bit timer 2 control register
19H	(R/W)	T1CR	8/16-bit timer 1 control register
1AH	(R/W)	T2DR	8/16-bit timer 2 data register
1BH	(R/W)	T1DR	8/16-bit timer 1 data register
1CH	(R/W)	CNTR	PWM control register
1DH	(W)	COMR	PWM compare register
1EH			Vacancy
1FH			Vacancy

(Continued)

(Continued)

Address	Read/write	Register name	Register description
20H	(R/W)	SMC	UART serial mode control register
21H	(R/W)	SRC	UART serial rate control register
22H	(R/W)	SSD	UART serial status/data register
23H	(R/W)	SIDR/SODR	UART serial data register
24H	(R/W)	SMR	Serial mode register
25H	(R/W)	SDR	Serial data register
26H	(R/W)	EIC1	External interrupt control register 1
27H	(R/W)	EIC2	External interrupt control register 2
28H	(R/W)	TMCR	Timer control register
29H	(R)	TCHR	Timer count register (H)
2AH	(R)	TCLR	Timer count register (L)
2BH	(R/W)	OPCR	Output control register
2CH	(R/W)	CPR0H	Output compare register 0 (H)
2DH	(R/W)	CPR0L	Output compare register 0 (L)
2EH	(R/W)	CPR1H	Output compare register 1 (H)
2FH	(R/W)	CPR1L	Output compare register 1 (L)
30H	(R/W)	ICCR	Input capture control register
31H	(R/W)	ICIC	Input capture interrupt control register
32H	(R)	ICR0H	Input capture register 0 (H)
33H	(R)	ICR0L	Input capture register 0 (L)
34H	(R)	ICR1H	Input capture register 1 (H)
35H	(R)	ICR1L	Input capture register 1 (L)
36H			Vacancy
37H			Vacancy
38H			Vacancy
7CH	(W)	ILR1	Interrupt level setting register 1
7DH	(W)	ILR2	Interrupt level setting register 2
7EH	(W)	ILR3	Interrupt level setting register 3
7FH			Vacancy

Note: Do not use vacancies.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

$(AV_{SS} = V_{SS} = 0.0\ V)$

Parameter	Symbol	Value		Unit	Remarks
		Min.	Max.		
Power supply voltage	V_{CC} AV_{CC}	$V_{SS} - 0.3$	$V_{SS} + 7.0$	V	*
	AVR	$V_{SS} - 0.3$	$V_{SS} + 7.0$	V	AVR must not exceed $AV_{CC} + 0.3\ V$
Input voltage	V_I	$V_{SS} - 0.3$	$V_{CC} + 0.3$	V	
Output voltage	V_O	$V_{SS} - 0.3$	$V_{CC} + 0.3$	V	
"L" level maximum output current	I_{OL}	—	20	mA	
"L" level average output current	I_{OLAV}	—	4	mA	Average value (operating current × operating rate)
"L" level total maximum output current	ΣI_{OL}	—	100	mA	
"L" level total average output current	ΣI_{OLAV}	—	40	mA	Average value (operating current × operating rate)
"H" level maximum output current	I_{OH}	—	–20	mA	
"H" level average output current	I_{OHAV}	—	–4	mA	Average value (operating current × operating rate)
"H" level total maximum output current	ΣI_{OH}	—	–50	mA	
"H" level total average output current	ΣI_{OHAV}	—	–20	mA	Average value (operating current × operating rate)
Power consumption	P_D	—	300	mW	
Operating temperature	T_A	–40	+85	°C	
Storage temperature	Tstg	–55	+150	°C	

* : Use AV_{CC} and V_{CC} set at the same voltage.
   Take care so that AV_{CC} does not exceed V_{CC}, such as when power is turned on.

Precautions: Permanent device damage may occur if the above "Absolute Maximum Ratings" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2. Recommended Operating Conditions

$(AV_{SS} = V_{SS} = 0.0\ V)$

Parameter	Symbol	Value		Unit	Remarks
		Min.	Max.		
Power supply voltage	V_{CC} AV_{CC}	2.2*	6.0*	V	Normal operation assurance range* MB89663/665
		2.7*	6.0*	V	Normal operation assurance range* MB89P665
		1.5	6.0	V	Retains the RAM state in stop mode
	AVR	0.0	AV_{CC}	V	
Operating temperature	T_A	–40	+85	°C	

* : These values vary with the operating frequency and analog assurance range. See Figure. 1 and "5. A/D Converter Electrical Characteristics."

Figure 1   Operating Voltage vs. Main Clock Operating Frequency (MHz)

3. DC characteristics

(AV$_{CC}$ = V$_{CC}$ = +5.0 V, AV$_{SS}$ = V$_{SS}$ = 0.0 V, T$_A$ = −40°C to +85°C)

Parameter	Symbol	Pin	Condition	Value			Unit	Remarks
				Min.	Typ.	Max.		
"H" level input voltage	V$_{IH}$	P00 to P07, P10 to P17	—	0.7 V$_{CC}$	—	V$_{CC}$ + 0.3	V	
	V$_{IHS}$	$\overline{RST}$, $\overline{HST}$ P30 to P37, P40 to P47, P60 to P63	—	0.8 V$_{CC}$	—	V$_{CC}$ + 0.3	V	
"L" level input voltage[*1]	V$_{IL}$	P00 to P07, P10 to P17	—	V$_{SS}$ − 0.3	—	0.3 V$_{CC}$	V	
	V$_{ILS}$	$\overline{RST}$, $\overline{HST}$ P30 to P37, P40 to P47, P60 to P63	—	V$_{SS}$ − 0.3	—	0.2 V$_{CC}$	V	
Open-drain output pin application voltage	V$_D$	P50 to P57	—	V$_{SS}$ − 0.3	—	V$_{CC}$ + 0.3	V	
"H" level output voltage	V$_{OH1}$	P00 to P07, P10 to P17, P20 to P27, P30, P32 to P36, P40 to P47, P60 to P63	I$_{OH}$ = −2.0 mA	2.4	—	—	V	
	V$_{OH2}$	P31, P37	I$_{OH}$ = −15 mA	2.4	—	—	V	
"L" level output voltage	V$_{OL1}$	P00 to P07, P10 to P17, P20 to P27, P30, P32 to P36, P40 to P47, P50 to P57, P60 to P63	I$_{OL}$ = +1.8 mA	—	—	0.4	V	
	V$_{OL2}$	P31, P37	I$_{OL}$ = +12 mA	—	—	0.4	V	
	V$_{OL3}$	$\overline{RST}$	I$_{OL}$ = +4.0 mA	—	—	0.4	V	
Input leakage current (Hi-z output leakage current)	I$_{LI1}$	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P60 to P63	0.45 V < V$_I$ < V$_{CC}$	—	—	±5	µA	Without pull-up resistor
Pull-up resistance	R$_{PULU}$	$\overline{RST}$, option selection pin	V$_I$ = 0.0 V	25	50	100	kΩ	

(Continued)

(Continued)

$(AV_{CC} = V_{CC} = +5.0\ V, AV_{SS} = V_{SS} = 0.0\ V, T_A = -40°C\ to\ +85°C)$

Parameter	Symbol	Pin	Condition	Value			Unit	Remarks
				Min.	Typ.	Max.		
Pull-down resistance	R_{PULD}	MOD0, MOD1	V_I = +5.0 mA	5	20	60	kΩ	Mask ROM products only
Power supply current	I_{CC}	V_{CC}	F_C = 10 MHz $t_{inst}{}^{*3}$ = 0.4 μs Normal mode	—	15	18	mA	MB89663/665
				—	17	20	mA	MB89P665/W665
	I_{CCS}		F_C = 10 MHz $t_{inst}{}^{*3}$ = 0.4 μs Sleep mode	—	6	8	mA	
	I_{CCH}		T_A = +25°C $t_{inst}{}^{*3}$ = 0.4 μs Stop mode	—	—	10	μA	Also applicable to the hardware standby mode.
	I_A	AV_{CC}	F_C = 10 MHz, when A/D conversion is activated	—	2.5	4.5	mA	
	I_{AH}		F_C = 10 MHz, T_A = +25°C, when A/D conversion is stopped	—	—	5	μA	
Input capacitance	C_{IN}	Other than AV_{CC}, AV_{SS}, V_{CC}, and V_{SS}	f = 1 MHz	—	10	—	pF	

*1: Fix MOD0 and MOD1 to V_{SS}.

*2: The power supply current is measured at the external clock.

*3: For information on t_{inst}, see "(4) Instruction Cycle" in "4. AC Characteristics."

## 4. AC Characteristics

(1) Reset Timing, Hardware Standby Timing

$(V_{CC} = +5.0\ V\pm10\%,\ AV_{SS} = V_{SS} = 0.0\ V,\ T_A = -40°C\ to\ +85°C)$

Parameter	Symbol	Condition	Value		Unit	Remarks
			Min.	Max.		
$\overline{RST}$ "L" pulse width	t_{ZLZH}	—	16 t_{XCYL}	—	ns	
$\overline{HST}$ "L" pulse width	t_{HLHH}		16 t_{XCYL}	—	ns	

* : t_{XCYL} is the oscillation cycle $(1/F_C)$ to input to the X0 pin.

(2) Power-on Reset

$(AV_{SS} = V_{SS} = 0.0\ V,\ T_A = -40°C\ to\ +85°C)$

Parameter	Symbol	Condition	Values		Unit	Remarks
			Min.	Max.		
Power supply rising time	t_R	—	—	50	ms	
Power supply cut-off time	t_{OFF}		1	—	ms	Due to repeated operations

Note: Make sure that power supply rises within the selected oscillation stabilization time.
     If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.

(3) Clock Timing

(AV$_{SS}$ = V$_{SS}$ = 0.0 V, T$_A$ = −40°C to +85°C)

| Parameter	Symbol	Pin	Condition	Value			Unit	Remarks
				Min.	Typ.	Max.		
Clock frequency	F$_C$	X0, X1	—	1	—	10	MHz	
Clock cycle time	t$_{XCYL}$	X0, X1	—	100	—	1000	ns	
Input clock pulse width	P$_{WH}$ P$_{WL}$	X0	—	20	—	—	ns	External clock
Input clock rising/ falling time	t$_{CR}$ t$_{CF}$	X0	—	—	—	10	ns	External clock

X0 and X1 Timing and Conditions

When a crystal or ceramic resonator is used

When an external clock is used

(4) Instruction Cycle

Parameter	Symbol	Value (typical)	Unit	Remarks
Instruction cycle (minimum execution time)	t$_{inst}$	4/F$_C$	μs	When operating at F$_C$ = 10 MHz

(5) Recommended Resonator Manufacturers

Sample Application of Piezoelectric Resonator (FAR series)

*: Fujitsu Acoustic Resonator
C1 = C2 = 20 pF±8 pF (built-in FAR)

FAR part number (built-in capacitor type)	Frequency	Initial deviation of FAR frequency (T_A = +25°C)	Temperature characteristic of FAR frequency (T_A = −20°C to +60°C)
FAR-C4CB-08000-M02	8.00 MHz	±0.5%	±0.5%
FAR-C4CB-10000-M02	10.00 MHz	±0.5%	±0.5%

Inquiry: FUJITSU LIMITED

Sample Application of Ceramic Resonator

Resonator manufacturer*	Resonator	Frequency	C1 (pF)	C2 (pF)	R (kΩ)
Kyocera Corporation	KBR-7.68MWS	7.68 MHz	33	33	—
	KBR-8.0MWS	8.0 MHz	33	33	—
Murata Mfg. Co., Ltd.	CSA8.00MTZ	8.0 MHz	30	30	—

Inquiry: Kyocera Corporation
- AVX Corporation
  North American Sales Headquarters: TEL 1-803-448-9411
- AVX Limited
  European Sales Headquarters: TEL 44-1252-770000
- AVX/Kyocera H.K. Ltd.
  Asian Sales Headquarters: TEL 852-363-3303
Murata Mfg. Co., Ltd.
- Murata Electronics North America, Inc.: TEL 1-404-436-1300
- Murata Europe Management GmbH: TEL 49-911-66870
- Murata Electronics Singapore (Pte.) Ltd.: TEL 65-758-4233

(6) Serial I/O Timing and UART Timing

$(V_{CC} = +5.0\ V\pm10\%,\ AV_{SS} = V_{SS} = 0.0\ V,\ T_A = -40°C\ to\ +85°C)$

Parameter	Symbol	Pin	Condition	Value Min.	Value Max.	Unit	Remarks
Serial clock cycle time	t_{SCYC}	SCK1, SCK2	Internal shift clock mode	$2\ t_{inst}$*	—	μs	
SCK1 ↓ → SO1 time SCK2 ↓ → SO2 time	t_{SLOV}	SCK1, SO1 SCK2, SO2	Internal shift clock mode	−200	200	ns	
Valid SI1 → SCK1 ↑ Valid SI1 → SCK1 ↑	t_{IVSH}	SI1, SCK1 SI2, SCK2	Internal shift clock mode	$1/2\ t_{inst}$*	—	μs	
SCK1 ↑ → valid SI1 hold time SCK2 ↑ → valid SI2 hold time	t_{SHIX}	SCK1, SI1 SCK2, SI2	Internal shift clock mode	$1/2\ t_{inst}$*	—	μs	
Serial clock "H" pulse width	t_{SHSL}	SCK1, SCK2	External shift clock mode	$1\ t_{inst}$*	—	μs	
Serial clock "L" pulse width	t_{SLSH}	SCK1, SCK2	External shift clock mode	$1\ t_{inst}$*	—	μs	
SCK1 ↓ → SO1 time SCK2 ↓ → SO2 time	t_{SLOV}	SCK1, SO1 SCK2, SO2	External shift clock mode	0	200	ns	
Valid SI1 → SCK1 ↑ Valid SI2 → SCK2 ↑	t_{IVSH}	SI1, SCK1 SI2, SCK2	External shift clock mode	$1/2\ t_{inst}$*	—	μs	
SCK1 ↑ → valid SI1 hold time SCK2 ↑ → valid SI2 hold time	t_{SHIX}	SCK1, SI1 SCK2, SI2	External shift clock mode	$1/2\ t_{inst}$*	—	μs	

* : For information on t_{inst}, see "(4) Instruction Cycle."

Serial I/O Timing and UART Timing (Internal Shift Clock Mode)

**Serial I/O Timing and UART Timing (External Shift Clock Mode)**

(7) Peripheral Input Timing

$(V_{CC} = +5.0 \text{ V} \pm 10\%, AV_{SS} = V_{SS} = 0.0 \text{ V}, T_A = -40°C \text{ to } +85°C)$

Parameter	Symbol	Pin	Condition	Value Min.	Value Max.	Unit	Remarks
Peripheral input "H" pulse width 1	t_{ILIH1}	RTI0, 1 INT0 to INT3	—	2 t_{inst}*	—	µs	
Peripheral input "L" pulse width 1	t_{IHIL1}		—		—	µs	
Peripheral input "H" pulse width 2	t_{ILIH2}	EC	—	1 t_{inst}*	—	µs	
Peripheral input "L" pulse width 2	t_{IHIL2}		—		—	µs	
Peripheral input "H" pulse width 3	t_{ILIH3}	ADST	A/D mode	32 t_{inst}*	—	µs	
Peripheral input "L" pulse width 3	t_{IHIL3}				—	µs	
Peripheral input "H" pulse width 3	t_{ILIH3}		Sense mode	8 t_{inst}*	—	µs	
Peripheral input "L" pulse width 3	t_{IHIL3}				—	µs	

* : For information on t_{inst}, see "(4) Instruction cycle."

(8) Noise Filter

$(V_{CC} = +5.0\ V\pm10\%,\ AV_{SS} = V_{SS} = 0.0\ V,\ T_A = -40°C\ to\ +85°C)$

Parameter	Symbol	Pin	Condition	Value		Unit	Remarks
				Min.	Max.		
Noise filter width 1	t_{INF1}	P30 to P37, P40 to P47, P60 to P63	During port operation	15	—	ns	
Noise filter width 2	t_{INF2}	P60 to P63	During external interrupt	60	—	ns	

5. A/D Converter Electrical Characteristics

$(AV_{CC} = V_{CC} = +3.5 \text{ V to } 6.0 \text{ V}, AV_{SS} = V_{SS} = 0.0 \text{ V}, T_A = -40°C \text{ to } +85°C)$

| Parameter	Symbol	Pin	Condition	Value			Unit	Remarks
				Min.	Typ.	Max.		
Resolution			—	—	—	8	bit	
Total error				—	—	±2.0	LSB	
Linearity error	—			—	—	±1.0	LSB	
Differential linearity error				—	—	±0.9	LSB	
Zero transition voltage	V_{OT}	—	$AVR = AV_{CC}$	$AV_{SS} -$ 1.5 LSB	$AV_{SS}+$ 0.5 LSB	$AV_{SS}+$ 2.5 LSB	mV	
Full-scale transition voltage	V_{FST}			$AVR -$ 3.5 LSB	$AVR -$ 1.5 LSB	$AVR +$ 0.5 LSB	mV	
Interchannel disparity				—	—	1	LSB	
A/D mode conversion time	—			—	44 t_{isnt}*	—	μs	
Sense mode conversion time			—	—	12 t_{inst}*	—	μs	
Analog port input circuit	I_{AIN}	AN0 to AN7		—	—	10	μA	
Analog input voltage	—			0	—	AVR	V	
Reference voltage				0	—	AV_{CC}	V	
Reference voltage supply current	I_R	AVR	AVR = 5.0 V when A/D conversion is activated	—	150	—	μA	
	I_{RH}		AVR = 5.0 V when A/D conversion is stopped	—	—	5	μA	

* : For information on t_{inst}, see "(4) Instruction Cycle" in "4. AC Characteristics."

(1) A/D Glossary
- Resolution
  Analog changes that are identifiable with the A/D converter.
  When the number of bits is 8, analog voltage can be divided into $2^8 = 256$.
- Linearity error (unit: LSB)
  The deviation of the straight line connecting the zero transition point ("0000 0000" ↔ "0000 0001") with the full-scale transition point ("1111 1111" ↔ "1111 1110") from actual conversion characteristics
- Differential linearity error (unit: LSB)
  The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value
- Total error (unit: LSB)
  The difference between theoretical and actual conversion values

Digital output

$1\ LSB = \dfrac{AVR}{256}$

$Linearity\ error = \dfrac{V_{NT} - (1\ LSB \times N + V_{OT})}{1\ LSB}$

$Differential\ linearity\ error = \dfrac{V_{(N+1)T} - V_{NT}}{1\ LSB} - 1$

$Total\ error = \dfrac{V_{NT} - (1\ LSB \times N + 1\ LSB)}{1\ LSB}$

(2) Precautions

• Input impedance of analog input pins

The A/D converter used for the MB89660 series contains a sample hold circuit as illustrated below to fetch analog input voltage into the sample hold capacitor for eight instruction cycles after activating A/D conversion.

For this reason, if the output impedance of the external circuit for the analog input is high, analog input voltage might not stabilize within the analog input sampling period. Therefore, it is recommended to keep the output impedance of the external circuit low. If a higher accurancy is required, set the output impedance in this series to 2 kΩ or less.

When the impedance cannot be kept low, the following two methods are recommended. One is to activate the A/D converter continuously for obtaining the pseudo long sampling time by using software. The other is to connect the external capacitor of approx. 0.1 μs to the analog input pin.

Analog Input Equivalent Circuit

• Error

The smaller the | AVR – AV$_{SS}$ |, the greater the error would become relatively.

■ EXAMPLES CHARACTERISTICS

(1) "L" Level Output Voltage
P00 to P07, P10 to P17,P20 to P27, P30, P32 to P36, P40 to P47, P50 to P57, P60 to P63

V_{OL} vs. I_{OL}

V_{OL} (V)

$T_A = +25°C$

$V_{CC} = 2.5$ V
$V_{CC} = 3.0$ V
$V_{CC} = 4.0$ V
$V_{CC} = 5.0$ V
$V_{CC} = 6.0$ V

I_{OL} (mA)

(2) "H" Level Output Voltage
P00 to P07, P10 to P17, P20 to P27, P30, P32 to P36, P40 to P47, P60 to P63

$V_{CC} - V_{OH}$ vs. I_{OH}

$V_{DD} - V_{OH}$(V)

$T_A = +25°C$

$V_{CC} = 2.5$ V
$V_{CC} = 3.0$ V
$V_{CC} = 4.0$ V
$V_{CC} = 5.0$ V
$V_{CC} = 6.0$ V

I_{OH}(mA)

(3) "L" Level Output Voltage
P31, P37

V_{OL2} vs. I_{OL2}

V_{OL2}(V)

$T_A = +25°C$

$V_{CC} = 3.0$ V
$V_{CC} = 4.0$ V
$V_{CC} = 5.0$ V
$V_{CC} = 6.0$ V

I_{OL2}(mA)

(4) "H" Level Output Voltage
P31, P37

$V_{CC} - V_{OH2}$ vs. I_{OH2}

$V_{DD} - V_{OH2}$(V)

$T_A = +25°C$
$V_{CC} = 3.0$ V
$V_{CC} = 4.0$ V
$V_{CC} = 5.0$ V
$V_{CC} = 6.0$ V

I_{OH2}(mA)

(5) "H" Level Input Voltage/"L" Level Input Voltage (CMOS Input)

V$_{IN}$(V)   V$_{IN}$ vs. V$_{CC}$

T$_A$ = +25°C

5.0
4.5
4.0
3.5
3.0
2.5
2.0
1.5
1.0
0.5
0.0

0   1   2   3   4   5   6   7
V$_{CC}$(V)

(6) "H" Level Input Voltage/"L" Level Input Voltage (Hysteresis Input)

V$_{IN}$(V)   V$_{IN}$ vs. V$_{CC}$

T$_A$ = +25°C

5.0
4.5
4.0
3.5
3.0
2.5
2.0
1.5
1.0
0.5
0.0

V$_{IHS}$
V$_{ILS}$

0   1   2   3   4   5   6   7
V$_{CC}$(V)

V$_{IHS}$: Threshold when input voltage in hysteresis characteristics is set to "H" level
V$_{ILS}$: Threshold when input voltage in hysteresis characteristics is set to "L" level

(7) Power Supply Current (External Clock)

I$_{CC}$(mA)   I$_{CC}$ vs. V$_{CC}$

16
14
12
10
8
6
4
2
0

T$_A$ = +25°C
F$_C$ = 10 MHz
F$_C$ = 8 MHz
F$_C$ = 4 MHz
F$_C$ = 1 MHz

1   2   3   4   5   6   7
V$_{CC}$(v)

I$_{CCS}$(mA)   I$_{CCS}$ vs. V$_{CC}$

5

4

3

2

1

0

T$_A$ = +25°C
F$_C$ = 10 MHz
F$_C$ = 8 MHz
F$_C$ = 4 MHz
F$_C$ = 1 MHz

1   2   3   4   5   6   7
V$_{CC}$(v)

(8) Pull-up Resistance

R_{PULU} vs. V_{CC}

R_{PULU} (kΩ)

$T_A = +25°C$

V_{CC}(V)

■ INSTRUCTIONS (136 INSTRUCTIONS)

Execution instructions can be divided into the following four groups:
• Transfer
• Arithmetic operation
• Branch
• Others
    Table 1 lists symbols used for notation of instructions.

Table 1   Instruction Symbols

Symbol	Meaning
dir	Direct address (8 bits)
off	Offset (8 bits)
ext	Extended address (16 bits)
#vct	Vector table number (3 bits)
#d8	Immediate data (8 bits)
#d16	Immediate data (16 bits)
dir: b	Bit direct address (8:3 bits)
rel	Branch relative address (8 bits)
@	Register indirect (Example: @A, @IX, @EP)
A	Accumulator A (Whether its length is 8 or 16 bits is determined by the instruction in use.)
AH	Upper 8 bits of accumulator A (8 bits)
AL	Lower 8 bits of accumulator A (8 bits)
T	Temporary accumulator T (Whether its length is 8 or 16 bits is determined by the instruction in use.)
TH	Upper 8 bits of temporary accumulator T (8 bits)
TL	Lower 8 bits of temporary accumulator T (8 bits)
IX	Index register IX (16 bits)
EP	Extra pointer EP (16 bits)
PC	Program counter PC (16 bits)
SP	Stack pointer SP (16 bits)
PS	Program status PS (16 bits)
dr	Accumulator A or index register IX (16 bits)
CCR	Condition code register CCR (8 bits)
RP	Register bank pointer RP (5 bits)
Ri	General-purpose register Ri (8 bits, i = 0 to 7)
$\times$	Indicates that the very $\times$ is the immediate data. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
$(\times)$	Indicates that the contents of $\times$ is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
$((\times))$	The address indicated by the contents of $\times$ is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)

Columns indicate the following:
Mnemonic: Assembler notation of an instruction
~:   The number of instructions
#:   The number of bytes
Operation: Operation of an instruction
TL, TH, AH: A content change when each of the TL, TH, and AH instructions is executed. Symbols in
                   the column indicate the following:
                        • "–" indicates no change.
                        • dH is the 8 upper bits of operation description data.
                        • AL and AH must become the contents of AL and AH prior to the instruction executed.
                        • 00 becomes 00.
N, Z, V, C: An instruction of which the corresponding flag will change. If + is written in this column,
                   the relevant instruction will change its corresponding flag.
OP code: Code of an instruction. If an instruction is more than one code, it is written according to
                   the following rule:
                   Example: 48 to 4F ← This indicates 48, 49, ... 4F.

40

Table 2   Transfer Instructions (48 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	N Z V C	OP code
MOV dir,A	3	2	(dir) ← (A)	–	–	–	– – – –	45
MOV @IX +off,A	4	2	((IX) +off) ← (A)	–	–	–	– – – –	46
MOV ext,A	4	3	(ext) ← (A)	–	–	–	– – – –	61
MOV @EP,A	3	1	((EP)) ← (A)	–	–	–	– – – –	47
MOV Ri,A	3	1	(Ri) ← (A)	–	–	–	– – – –	48 to 4F
MOV A,#d8	2	2	(A) ← d8	AL	–	–	+ + – –	04
MOV A,dir	3	2	(A) ← (dir)	AL	–	–	+ + – –	05
MOV A,@IX +off	4	2	(A) ← ((IX) +off)	AL	–	–	+ + – –	06
MOV A,ext	4	3	(A) ← (ext)	AL	–	–	+ + – –	60
MOV A,@A	3	1	(A) ← ((A))	AL	–	–	+ + – –	92
MOV A,@EP	3	1	(A) ← ((EP))	AL	–	–	+ + – –	07
MOV A,Ri	3	1	(A) ← (Ri)	AL	–	–	+ + – –	08 to 0F
MOV dir,#d8	4	3	(dir) ← d8	–	–	–	– – – –	85
MOV @IX +off,#d8	5	3	((IX) +off) ← d8	–	–	–	– – – –	86
MOV @EP,#d8	4	2	((EP)) ← d8	–	–	–	– – – –	87
MOV Ri,#d8	4	2	(Ri) ← d8	–	–	–	– – – –	88 to 8F
MOVW dir,A	4	2	(dir) ← (AH),(dir + 1) ← (AL)	–	–	–	– – – –	D5
MOVW @IX +off,A	5	2	((IX) +off) ← (AH), ((IX) +off + 1) ← (AL)	–	–	–	– – – –	D6
MOVW ext,A	5	3	(ext) ← (AH), (ext + 1) ← (AL)	–	–	–	– – – –	D4
MOVW @EP,A	4	1	((EP)) ← (AH),((EP) + 1) ← (AL)	–	–	–	– – – –	D7
MOVW EP,A	2	1	(EP) ← (A)	–	–	–	– – – –	E3
MOVW A,#d16	3	3	(A) ← d16	AL	AH	dH	+ + – –	E4
MOVW A,dir	4	2	(AH) ← (dir), (AL) ← (dir + 1)	AL	AH	dH	+ + – –	C5
MOVW A,@IX +off	5	2	(AH) ← ((IX) +off), (AL) ← ((IX) +off + 1)	AL	AH	dH	+ + – –	C6
MOVW A,ext	5	3	(AH) ← (ext), (AL) ← (ext + 1)	AL	AH	dH	+ + – –	C4
MOVW A,@A	4	1	(AH) ← ((A)), (AL) ← ((A)) + 1)	AL	AH	dH	+ + – –	93
MOVW A,@EP	4	1	(AH) ← ((EP)), (AL) ← ((EP) + 1)	AL	AH	dH	+ + – –	C7
MOVW A,EP	2	1	(A) ← (EP)	–	–	dH	– – – –	F3
MOVW EP,#d16	3	3	(EP) ← d16	–	–	–	– – – –	E7
MOVW IX,A	2	1	(IX) ← (A)	–	–	–	– – – –	E2
MOVW A,IX	2	1	(A) ← (IX)	–	–	dH	– – – –	F2
MOVW SP,A	2	1	(SP) ← (A)	–	–	–	– – – –	E1
MOVW A,SP	2	1	(A) ← (SP)	–	–	dH	– – – –	F1
MOV @A,T	3	1	((A)) ← (T)	–	–	–	– – – –	82
MOVW @A,T	4	1	((A)) ← (TH),((A) + 1) ← (TL)	–	–	–	– – – –	83
MOVW IX,#d16	3	3	(IX) ← d16	–	–	–	– – – –	E6
MOVW A,PS	2	1	(A) ← (PS)	–	–	dH	– – – –	70
MOVW PS,A	2	1	(PS) ← (A)	–	–	–	+ + + +	71
MOVW SP,#d16	3	3	(SP) ← d16	–	–	–	– – – –	E5
SWAP	2	1	(AH) ↔ (AL)	–	–	AL	– – – –	10
SETB dir: b	4	2	(dir): b ← 1	–	–	–	– – – –	A8 to AF
CLRB dir: b	4	2	(dir): b ← 0	–	–	–	– – – –	A0 to A7
XCH A,T	2	1	(AL) ↔ (TL)	AL	–	–	– – – –	42
XCHW A,T	3	1	(A) ↔ (T)	AL	AH	dH	– – – –	43
XCHW A,EP	3	1	(A) ↔ (EP)	–	–	dH	– – – –	F7
XCHW A,IX	3	1	(A) ↔ (IX)	–	–	dH	– – – –	F6
XCHW A,SP	3	1	(A) ↔ (SP)	–	–	dH	– – – –	F5
MOVW A,PC	2	1	(A) ← (PC)	–	–	dH	– – – –	F0

Note   During byte transfer to A, T ← A is restricted to low bytes.
        Operands in more than one operand instruction must be stored in the order in which their mnemonics
        are written. (Reverse arrangement of F^{2}MC-8 family)

Table 3   Arithmetic Operation Instructions (62 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	N Z V C	OP code
ADDC A,Ri	3	1	$(A) \leftarrow (A) + (Ri) + C$	–	–	–	+ + + +	28 to 2F
ADDC A,#d8	2	2	$(A) \leftarrow (A) + d8 + C$	–	–	–	+ + + +	24
ADDC A,dir	3	2	$(A) \leftarrow (A) + (dir) + C$	–	–	–	+ + + +	25
ADDC A,@IX +off	4	2	$(A) \leftarrow (A) + ((IX) +off) + C$	–	–	–	+ + + +	26
ADDC A,@EP	3	1	$(A) \leftarrow (A) + ((EP)) + C$	–	–	–	+ + + +	27
ADDCW A	3	1	$(A) \leftarrow (A) + (T) + C$	–	–	dH	+ + + +	23
ADDC A	2	1	$(AL) \leftarrow (AL) + (TL) + C$	–	–	–	+ + + +	22
SUBC A,Ri	3	1	$(A) \leftarrow (A) - (Ri) - C$	–	–	–	+ + + +	38 to 3F
SUBC A,#d8	2	2	$(A) \leftarrow (A) - d8 - C$	–	–	–	+ + + +	34
SUBC A,dir	3	2	$(A) \leftarrow (A) - (dir) - C$	–	–	–	+ + + +	35
SUBC A,@IX +off	4	2	$(A) \leftarrow (A) - ((IX) +off) - C$	–	–	–	+ + + +	36
SUBC A,@EP	3	1	$(A) \leftarrow (A) - ((EP)) - C$	–	–	–	+ + + +	37
SUBCW A	3	1	$(A) \leftarrow (T) - (A) - C$	–	–	dH	+ + + +	33
SUBC A	2	1	$(AL) \leftarrow (TL) - (AL) - C$	–	–	–	+ + + +	32
INC Ri	4	1	$(Ri) \leftarrow (Ri) + 1$	–	–	–	+ + + –	C8 to CF
INCW EP	3	1	$(EP) \leftarrow (EP) + 1$	–	–	–	– – – –	C3
INCW IX	3	1	$(IX) \leftarrow (IX) + 1$	–	–	–	– – – –	C2
INCW A	3	1	$(A) \leftarrow (A) + 1$	–	–	dH	+ + – –	C0
DEC Ri	4	1	$(Ri) \leftarrow (Ri) - 1$	–	–	–	+ + + –	D8 to DF
DECW EP	3	1	$(EP) \leftarrow (EP) - 1$	–	–	–	– – – –	D3
DECW IX	3	1	$(IX) \leftarrow (IX) - 1$	–	–	–	– – – –	D2
DECW A	3	1	$(A) \leftarrow (A) - 1$	–	–	dH	+ + – –	D0
MULU A	19	1	$(A) \leftarrow (AL) \times (TL)$	–	–	dH	– – – –	01
DIVU A	21	1	$(A) \leftarrow (T) / (AL), MOD \rightarrow (T)$	dL	00	00	– – – –	11
ANDW A	3	1	$(A) \leftarrow (A) \wedge (T)$	–	–	dH	+ + R –	63
ORW A	3	1	$(A) \leftarrow (A) \vee (T)$	–	–	dH	+ + R –	73
XORW A	3	1	$(A) \leftarrow (A) \,\forall\, (T)$	–	–	dH	+ + R –	53
CMP A	2	1	$(TL) - (AL)$	–	–	–	+ + + +	12
CMPW A	3	1	$(T) - (A)$	–	–	–	+ + + +	13
RORC A	2	1	$\rightarrow C \rightarrow A \rightarrow$	–	–	–	+ + – +	03
ROLC A	2	1	$\leftarrow C \leftarrow A \leftarrow$	–	–	–	+ + – +	02
CMP A,#d8	2	2	$(A) - d8$	–	–	–	+ + + +	14
CMP A,dir	3	2	$(A) - (dir)$	–	–	–	+ + + +	15
CMP A,@EP	3	1	$(A) - ((EP))$	–	–	–	+ + + +	17
CMP A,@IX +off	4	2	$(A) - ((IX) +off)$	–	–	–	+ + + +	16
CMP A,Ri	3	1	$(A) - (Ri)$	–	–	–	+ + + +	18 to 1F
DAA	2	1	Decimal adjust for addition	–	–	–	+ + + +	84
DAS	2	1	Decimal adjust for subtraction	–	–	–	+ + + +	94
XOR A	2	1	$(A) \leftarrow (AL) \,\forall\, (TL)$	–	–	–	+ + R –	52
XOR A,#d8	2	2	$(A) \leftarrow (AL) \,\forall\, d8$	–	–	–	+ + R –	54
XOR A,dir	3	2	$(A) \leftarrow (AL) \,\forall\, (dir)$	–	–	–	+ + R –	55
XOR A,@EP	3	1	$(A) \leftarrow (AL) \,\forall\, ((EP))$	–	–	–	+ + R –	57
XOR A,@IX +off	4	2	$(A) \leftarrow (AL) \,\forall\, ((IX) +off)$	–	–	–	+ + R –	56
XOR A,Ri	3	1	$(A) \leftarrow (AL) \,\forall\, (Ri)$	–	–	–	+ + R –	58 to 5F
AND A	2	1	$(A) \leftarrow (AL) \wedge (TL)$	–	–	–	+ + R –	62
AND A,#d8	2	2	$(A) \leftarrow (AL) \wedge d8$	–	–	–	+ + R –	64
AND A,dir	3	2	$(A) \leftarrow (AL) \wedge (dir)$	–	–	–	+ + R –	65

(Continued)

(Continued)

Mnemonic	~	#	Operation	TL	TH	AH	N Z V C	OP code
AND A,@EP	3	1	(A) ← (AL) ∧ ((EP))	–	–	–	+ + R –	67
AND A,@IX +off	4	2	(A) ← (AL) ∧ ((IX) +off)	–	–	–	+ + R –	66
AND A,Ri	3	1	(A) ← (AL) ∧ (Ri)	–	–	–	+ + R –	68 to 6F
OR A	2	1	(A) ← (AL) ∨ (TL)	–	–	–	+ + R –	72
OR A,#d8	2	2	(A) ← (AL) ∨ d8	–	–	–	+ + R –	74
OR A,dir	3	2	(A) ← (AL) ∨ (dir)	–	–	–	+ + R –	75
OR A,@EP	3	1	(A) ← (AL) ∨ ((EP))	–	–	–	+ + R –	77
OR A,@IX +off	4	2	(A) ← (AL) ∨ ((IX) +off)	–	–	–	+ + R –	76
OR A,Ri	3	1	(A) ← (AL) ∨ (Ri)	–	–	–	+ + R –	78 to 7F
CMP dir,#d8	5	3	(dir) – d8	–	–	–	+ + + +	95
CMP @EP,#d8	4	2	((EP)) – d8	–	–	–	+ + + +	97
CMP @IX +off,#d8	5	3	((IX) + off) – d8	–	–	–	+ + + +	96
CMP Ri,#d8	4	2	(Ri) – d8	–	–	–	+ + + +	98 to 9F
INCW SP	3	1	(SP) ← (SP) + 1	–	–	–	– – – –	C1
DECW SP	3	1	(SP) ← (SP) – 1	–	–	–	– – – –	D1

Table 4   Branch Instructions (17 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	N Z V C	OP code
BZ/BEQ rel	3	2	If Z = 1 then PC ← PC + rel	–	–	–	– – – –	FD
BNZ/BNE rel	3	2	If Z = 0 then PC ← PC + rel	–	–	–	– – – –	FC
BC/BLO rel	3	2	If C = 1 then PC ← PC + rel	–	–	–	– – – –	F9
BNC/BHS rel	3	2	If C = 0 then PC ← PC + rel	–	–	–	– – – –	F8
BN rel	3	2	If N = 1 then PC ← PC + rel	–	–	–	– – – –	FB
BP rel	3	2	If N = 0 then PC ← PC + rel	–	–	–	– – – –	FA
BLT rel	3	2	If V ∀ N = 1 then PC ← PC + rel	–	–	–	– – – –	FF
BGE rel	3	2	If V ∀ N = 0 then PC ← PC + rel	–	–	–	– – – –	FE
BBC dir: b,rel	5	3	If (dir: b) = 0 then PC ← PC + rel	–	–	–	– + – –	B0 to B7
BBS dir: b,rel	5	3	If (dir: b) = 1 then PC ← PC + rel	–	–	–	– + – –	B8 to BF
JMP @A	2	1	(PC) ← (A)	–	–	–	– – – –	E0
JMP ext	3	3	(PC) ← ext	–	–	–	– – – –	21
CALLV #vct	6	1	Vector call	–	–	–	– – – –	E8 to EF
CALL ext	6	3	Subroutine call	–	–	–	– – – –	31
XCHW A,PC	3	1	(PC) ← (A),(A) ← (PC) + 1	–	–	dH	– – – –	F4
RET	4	1	Return from subrountine	–	–	–	– – – –	20
RETI	6	1	Return form interrupt	–	–	–	Restore	30

Table 5   Other Instructions (9 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	N Z V C	OP code
PUSHW A	4	1		–	–	–	– – – –	40
POPW A	4	1		–	–	dH	– – – –	50
PUSHW IX	4	1		–	–	–	– – – –	41
POPW IX	4	1		–	–	–	– – – –	51
NOP	1	1		–	–	–	– – – –	00
CLRC	1	1		–	–	–	– – – R	81
SETC	1	1		–	–	–	– – – S	91
CLRI	1	1		–	–	–	– – – –	80
SETI	1	1		–	–	–	– – – –	90

■ INSTRUCTION MAP

L\H	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	NOP	SWAP	RET	RETI	PUSHW A	POPW A	MOV A,ext	MOVW A,PS	CLRI	SETI	CLRB dir:0	BBC dir:0,rel	INCW A	DECW A	JMP @A	MOVW A,PC
1	MULU A	DIVU A	JMP addr16	CALL addr16	PUSHW IX	POPW IX	MOV ext,A	MOVW PS,A	CLRC	SETC	CLRB dir:1	BBC dir:1,rel	INCW SP	DECW SP	MOVW SP,A	MOVW A,SP
2	ROLC A	CMP A	ADDC A	SUBC A	XCH A,T	XOR A	AND A	OR A	MOV @A,A	MOV A,@A	CLRB dir:2	BBC dir:2,rel	INCW IX	DECW IX	MOVW IX,A	MOVW A,IX
3	RORC A	CMPW A	ADDCW A	SUBCW A	XCHW A,T	XORW A	ANDW A	ORW A	MOVW @A,T	MOVW A,@A	CLRB dir:3	BBC dir:3,rel	INCW EP	DECW EP	MOVW EP,A	MOVW A,EP
4	MOV A,#d8	CMP A,#d8	ADDC A,#d8	SUBC A,#d8		XOR A,#d8	AND A,#d8	OR A,#d8	DAA	DAS	CLRB dir:4	BBC dir:4,rel	MOVW A,ext	MOVW ext,A	MOVW A,#d16	XCHW A,PC
5	MOV A,dir	CMP A,dir	ADDC A,dir	SUBC A,dir	MOV dir,A	XOR A,dir	AND A,dir	OR A,dir	MOV dir,#d8	CMP dir,#d8	CLRB dir:5	BBC dir:5,rel	MOVW A,dir	MOVW dir,A	MOVW SP,#d16	XCHW A,SP
6	MOV A,@IX+d	CMP A,@IX+d	ADDC A,@IX+d	SUBC A,@IX+d	MOV @IX+d,A	XOR A,@IX+d	AND A,@IX+d	OR A,@IX+d	MOV @IX+d,#d8	CMP @IX+d,#d8	CLRB dir:6	BBC dir:6,rel	MOVW A,@IX+d	MOVW @IX+d,A	MOVW IX,#d16	XCHW A,IX
7	MOV A,@EP	CMP A,@EP	ADDC A,@EP	SUBC A,@EP	MOV @EP,A	XOR A,@EP	AND A,@EP	OR A,@EP	MOV @EP,#d8	CMP @EP,#d8	CLRB dir:7	BBC dir:7,rel	MOVW A,@EP	MOVW @EP,A	MOVW EP,#d16	XCHW A,EP
8	MOV A,R0	CMP A,R0	ADDC A,R0	SUBC A,R0	MOV R0,A	XOR A,R0	AND A,R0	OR A,R0	MOV R0,#d8	CMP R0,#d8	SETB dir:0	BBS dir:0,rel	INC R0	DEC R0	CALLV #0	BNC rel
9	MOV A,R1	CMP A,R1	ADDC A,R1	SUBC A,R1	MOV R1,A	XOR A,R1	AND A,R1	OR A,R1	MOV R1,#d8	CMP R1,#d8	SETB dir:1	BBS dir:1,rel	INC R1	DEC R1	CALLV #1	BC rel
A	MOV A,R2	CMP A,R2	ADDC A,R2	SUBC A,R2	MOV R2,A	XOR A,R2	AND A,R2	OR A,R2	MOV R2,#d8	CMP R2,#d8	SETB dir:2	BBS dir:2,rel	INC R2	DEC R2	CALLV #2	BP rel
B	MOV A,R3	CMP A,R3	ADDC A,R3	SUBC A,R3	MOV R3,A	XOR A,R3	AND A,R3	OR A,R3	MOV R3,#d8	CMP R3,#d8	SETB dir:3	BBS dir:3,rel	INC R3	DEC R3	CALLV #3	BN rel
C	MOV A,R4	CMP A,R4	ADDC A,R4	SUBC A,R4	MOV R4,A	XOR A,R4	AND A,R4	OR A,R4	MOV R4,#d8	CMP R4,#d8	SETB dir:4	BBS dir:4,rel	INC R4	DEC R4	CALLV #4	BNZ rel
D	MOV A,R5	CMP A,R5	ADDC A,R5	SUBC A,R5	MOV R5,A	XOR A,R5	AND A,R5	OR A,R5	MOV R5,#d8	CMP R5,#d8	SETB dir:5	BBS dir:5,rel	INC R5	DEC R5	CALLV #5	BZ rel
E	MOV A,R6	CMP A,R6	ADDC A,R6	SUBC A,R6	MOV R6,A	XOR A,R6	AND A,R6	OR A,R6	MOV R6,#d8	CMP R6,#d8	SETB dir:6	BBS dir:6,rel	INC R6	DEC R6	CALLV #6	BGE rel
F	MOV A,R7	CMP A,R7	ADDC A,R7	SUBC A,R7	MOV R7,A	XOR A,R7	AND A,R7	OR A,R7	MOV R7,#d8	CMP R7,#d8	SETB dir:7	BBS dir:7,rel	INC R7	DEC R7	CALLV #7	BLT rel

■ MASK OPTIONS

No.	Part number	MB89663 MB89665	MB89P665 MB89W665
	Specifying procedure	Specify when ordering masking	Set with EPROM programmer
1	Power-on reset selection ⌐ With power-on reset └ Without power-on reset	Selectable	Setting possible
2	Selection of the oscillation stabilization time ⌐ Crystal oscillator (26.2 ms/10 MHz) └ Ceramic oscillator (1.64 ms/10 MHz)	Selectable	Setting possible
3	Reset pin output ⌐ With reset output └ Without reset output	Selectable	Setting possible
4	Pull-up resistors ⌐ P00 to P07, P10 to P17, P30 to P37, P40 to P47, └ P50 to P57, P60 to P63	Can be selected per pin. (P50 to P57 are available for without pull-up resistors when an A/D converter is used.)	Can be set per pin. (P54 to P57 must have the same setting)

■ ORDERING INFORMATION

Part number	Package	Remarks
MB89663P-SH MB89665P-SH MB89P665P-SH	64-pin Plastic SH-DIP (DIP-64P-M01)	
MB89663PF MB89665PF MB89P665PF	64-pin Plastic SH-DIP (FPT-64P-M06)	
MB89W665C-SH	64-pin Ceramic SH-DIP (DIP-64C-A06)	

■ PACKAGE DIMENSIONS

64-pin Plastic SH-DIP
(DIP-64P-M01)

$58.00^{+0.22}_{-0.55}$
$\left(2.283^{+.008}_{-.022}\right)$

INDEX-1
INDEX-2

17.00±0.25
(.669±.010)

5.65(.222)MAX
3.00(.118)MIN

$1.00^{+0.50}_{-0}$
$\left(.039^{+.020}_{-0}\right)$

0.45±0.10
(.018±.004)

0.51(.020)MIN

0.25±0.05
(.010±.002)

19.05(.750)
TYP

15°MAX

1.778±0.18
(.070±.007)

1.778(.070)
MAX

55.118(2.170)REF

© 1994 FUJITSU LIMITED D64001S-3C-4

Dimensions in mm (inches)

64-pin Plastic QFP
(FPT-64P-M06)

24.70±0.40(.972±.016)
20.00±0.20(.787±.008)

51
52
64

LEAD No. 1

33
32
20
19

INDEX

"A"

3.35(.132)MAX
0.05(.002)MIN
(STAND OFF)

14.00±0.20
(.551±.008)

18.70±0.40
(.736±.016)

12.00(.472)
REF

16.30±0.40
(.642±.016)

1.00(.0394)
TYP

0.40±0.10
(.016±.004)

⊕ 0.20(.008) Ⓜ

0.15±0.05(.006±.002)

"B"

□ 0.10(.004)

18.00(.709)REF
22.30±0.40(.878±.016)

Details of "A" part

0.25(.010)
0.30(.012)
0.18(.007)MAX
0.63(.025)MAX

Details of "B" part

0 ~10°
1.20±0.20
(.047±.008)

© 1994 FUJITSU LIMITED F64013S-3C-2

Dimensions in mm (inches)

46

64-pin Ceramic SH-DIP
(DIP-64C-A06)

56.90±0.56
(2.240±.022)

8.89(.350) DIA
TYP

R1.27(.050)
REF

18.75±0.25
(.738±.010)

INDEX AREA

1.27±0.25
(.050±.010)

5.84(.230)MAX

0.25±0.05
(.010±.004)

3.40±0.36
(.134±.014)

1.778±0.180
(.070±.007)

0.90±0.10
(.0355±.0040)

$0.46^{+0.13}_{-0.08}$
$\left(.018^{+.005}_{-.003}\right)$

19.05±0.25
(.750±.010)

0°~9°

1.45(.057)
MAX

55.118(2.170)REF

© 1994 FUJITSU LIMITED D64006SC-1-2

Dimensions in mm (inches)

FUJITSU LIMITED