16-Bit Original Microcontroller

CMOS

F²MC-16LX MB90420G/5G (A) Series

MB90423G/423GA/F423G/F423GA/V420G MB90427G/427GA/428G/428GA/F428G/F428GA

DESCRIPTIONS

The FUJITSU MB90420G/5G (A) Series is a 16-bit general purpose high-capacity microcontroller designed for vehicle meter control applications etc.


The instruction set retains the same AT architecture as the FUJITSU original F²MC-8L and F²MC-16L series, with further refinements including high-level language instructions, expanded addressing mode, enhanced (signed) multipler-divider computation and bit processing.

In addition, A 32-bit accumulator is built in to enable long word processing.

FEATURES

- 16-bit input capture (4 channels)
 Detects rising, falling, or both edges.
 16-bit capture register × 4

 Pin input edge detection latches the 16-bit free-run timer counter value, and generates an interrupt request.
- 16-bit reload timer (2 channels)
 16-bit reload timer operation (select toggle output or one-shot output)
 Event count function selection provided



 Clock timer (main clock) Operates directly from oscillator clock. Compensates for oscillator deviation Read/write enabled second/minute/hour register Signal interrupt • 16-bit PPG (3 channels) Output pins (3), external trigger input pin (1) Output clock frequencies : fcp, fcp/2², fcp/2⁴, fcp/2⁶ Delay interrupt Generates interrupt for task switching. Interruptions to CPU can be generated/deleted by software setting. • External interrupts (8 channels) 8-channel independent operation Interrupt source setting available : "L" to "H" edge/ "H" to "L" edge/ "L" level/ "H" level. A/D converter 10-bit or 8-bit resolution \times 8 channels (input multiplexed) Conversion time : 6.13 μ s or less (at fcp = 16 MHz) External trigger startup available (P50/INT0/ADTG) Internal timer startup available (16-bit reload timer 1) UART (2 channels) Full duplex double buffer type Supports asynchronous/synchronous transfer (with start/stop bits) Internal timer can be selected as clock (16-bit reload timer 0) Asynchronous : 4808 bps, 5208 bps, 9615 bps, 10417 bps, 19230 bps, 38460 bps, 62500 bps, 500000 bps Synchronous : 500 Kbps, 1Mbps, 2Mbps (at fcp = 16 MHz) CAN interface *1 Conforms to CAN specifications version 2.0 Part A and B. Automatic resend in case of error. Automatic transfer in response to remote frame. 16 prioritized message buffers for data and messages for data and ID Multiple message support Receiving filter has flexible configuration : All bit compare/all bit mask/two partial bit masks Supports up to 1 Mbps CAN WAKEUP function (connects RX internally to INT0) LCD controller/driver (1 channel) Segment driver and command driver with direct LCD panel (display) drive capability Low voltage/Program Looping detect reset *2 Automatic reset when low voltage is detected Program Looping detection function Stepping motor controller (4 channels) High current output for all channels × 4 Synchronized 8/10-bit PWM for all channels × 2 Sound generator 8-bit PWM signal mixed with tone frequency from 8-bit reload counter. PWM frequencies : 62.5 kHz, 31.2 kHz, 15.6 kHz, 7.8 kHz (at fcp = 16MHz) Tone frequencies : 1/2 PWM frequency, divided by (reload frequency +1)

- (Continued)
 Input/output ports

 Push-pull output and Schmitt trigger input
 Programmable in bit units for input/output or peripheral signals.

 Flash memory

 Supports automatic programming, Embeded Algorithm[™], write/erase/erase pause/erase resume instructions
 Flag indicates algorithm completion
 Minato Electronics flash writer
 Boot block configuration
 Erasable by blocks
 Block protection by external programming voltage
- *1 : MB90420G (A) series has 2 channels built-in, MB90425G (A) series has 1 channel built-in
- *2 : Built-in to MB90420GA/5GA series only. Not built-in to MB90420G/5G series.

Embeded Algorithm is a registered trademark of Advanced Micro Devices Inc.

PRODUCT LINEUP

• MB90420G (A) Series

Part number Parameter	MB90V420G	MB90F423G *1	MB90F423GA *1	MB90423G *2	MB90423GA *2		
Configuration	Evaluation model	Flash R0	DM model	Mask RC	M model		
CPU			F ² MC-16LX CPU				
System clock		On-chip PLL clock multiplier type (\times 1, \times 2, \times 3, \times 4, 1/2 when PLL stopped) Minimum instruction execution time 62.5 ns (with 4 MHz oscillator \times 4)					
ROM	External	Flash RC	0M 128 KB	Mask RO	M 128 KB		
RAM	6 KB	6	KB	61	<В		
CAN interface			2 channels				
Low voltage/ CPU operation detection reset	No	No	Yes	No	Yes		
Packages	PGA-256	QFP100, LQFP100					
Emulator dedicat- ed power supply*	No		_	-			

• MB90425G (A) Series


Part number			ND004070*2		ND004000*1		
Parameter	MB90F428G	MB90F428GA	MB90427G*2	MB90427GA*2	MB90428G*1	MB90428GA*1	
Configuration	Flash R0	DM model		Mask RC	DM model	·	
CPU			F ² MC-16	LX CPU			
System clock		ock multiplier typ					
ROM	Flash RC	M 128 KB	Mask RC	DM 64 KB	Mask ROM 128 KB		
RAM	6	KB	4	KB	6 KB		
CAN interface			1 cha	annel			
Low voltage/ CPU operation detection reset	No	Yes	No	Yes	No	Yes	
Packages	QFP100, LQFP100						
Emulator dedicat- ed power supply*	_						

*: When used with evaluation pod MB2145-507, use DIP switch S2 setting. For details see the MB2145-507 Hardware Manual (2.7 "Emulator Dedicated Power Supply Pin").


*1 : Under development

*2 : Planned

PIN ASSIGNMENTS







■ PIN DESCRIPTIONS

Pin	no.		Circuit				
LQFP	QFP	Symbol	type	Description			
80	82	X0		High speed oscillator input pin.			
81	83	X1	A	High speed oscillator output pin.			
78	80	X0A	٨	Low speed oscillator input pin. If no oscillator is connected, ap pull-down processing.			
77	79	X1A	A	Low speed oscillator output pin. If no oscillator is connected, le open.			
75	77	RST	В	Reset input pin.			
		P00		General purpose input/output port.			
83	85	SIN0	G	UART ch.0 serial data input pin.			
		INT4		INT4 external interrupt input pin.			
		P01		General purpose input/output port.			
84	86	SOT0	G	UART ch.0 serial data output pin.			
		INT5		INT5 external interrupt input pin.			
		P02		General purpose input/output port.			
85	87	SCK0	G	UART ch.0 serial clock input/output pin.			
		INT6		INT6 external interrupt input pin.			
		P03		General purpose input/output port.			
86	88	SIN1	G	UART ch.1 serial data input pin.			
		INT7		INT7 external interrupt input pin.			
87	00	P04	- G	General purpose input/output port.			
07	89	SOT1		UART ch.1 serial data output pin.			
		P05		General purpose input/output port.			
88	90	SCK1	G	UART ch.1 serial clock input/output pin.			
		TRG		16-bit PPG ch.0-2 external trigger input pin.			
		P06		General purpose input/output port.			
89	91	PPG0	G	16-bit PPG ch.0 output pin.			
		TOT1		16-bit reload timer ch.1 TOT output pin.			
		P07		General purpose input/output port.			
90	92	PPG1	G	16-bit PPG ch.1 output pin.			
		TIN1]	16-bit reload timer ch.1 TIN output pin.			
01	02	P10	General purpose input/output port.				
91	93	PPG2	G	16-bit PPG ch.2 output pin.			

Pin no.		Cumhal	Circuit	Description
LQFP	QFP	Symbol	type	Description
		P11		General purpose input/output port.
92	94	TOT0	G	16-bit reload timer ch.0 TOT output pin.
		WOT		Real-time clock timer WOT output pin.
		P12		General purpose input/output port.
93	95	TIN0	G	16-bit reload timer ch.0 TIN output pin.
		IN3		Input capture ch.3 trigger input pin.
0.4 to 0.6	06 to 09	P13 to P15	G	General purpose input/output ports.
94 to 96	96 to 98	IN2 to IN0	G	Input capture ch.0-2 trigger input pins.
97 to 100	99 to 100, 1 to 2	COM0 to COM3	I	LCD controller/driver common output pins.
1 to 8, 10 to 13	3 to 10, 12 to 15	SEG0 to SEG11	I	LCD controller/driver segment output pins.
		P36 to P37		General purpose output ports.
14 to 15	16 to 17	SEG12 to SEG13	E	LCD controller/driver segment output pins.
10 to 00	40 to 00	P40 to P47		General purpose input output ports.
16 to 20, 22 to 24	18 to 22, 24 to 26	SEG14 to SEG21	E	LCD controller/driver segment output pins.
		P90 to P91		General purpose input output ports.
26 to 27	28 to 29	SEG22 to SEG23	E	LCD controller/driver segment output pins.
		P50		General purpose input output ports.
34	36	INT0	G	INT0 external interrupt input pin.
		ADTG		A/D converter external trigger input pin.
36 to 39,	38 to 41,	P60 to P67		General purpose input output ports.
41 to 44	43 to 46	AN0 to AN7	F	A/D converter input pins.
		P51		General purpose input output port.
45	47	INT1	G	INT1 external interrupt input pin.
		(RX1 *)		CAN interface 1 RX intput pin.
		P52		General purpose input output port.
46	48	INT2	G	INT2 external interrupt input pin.
		(TX1 *)		CAN interface 1 TX output pin.
50	52	P53	G	General purpose input output port.
50	52	INT3	6	INT3 external interrupt input pin.

*: MB90420G (A) series only.


Pin	no.	Cumhal	Circuit	Description	
LQFP	QFP	Symbol	type	Description	
		P70 to P73		General purpose input output ports.	
52 to 55	54 to 57	PWM1P0 PWM1M0 PWM2P0 PWM2M0	Н	Stepping motor controller ch.0 output pins.	
		P74 to P77		General purpose input output ports.	
57 to 60	59 to 62	PWM1P1 PWM1M1 PWM2P1 PWM2M1	н	Stepping motor controller ch.1 output pins.	
		P80 to P83		General purpose input output ports.	
62 to 65	64 to 67	PWM1P2 PWM1M2 PWM2P2 PWM2M2	Н	Stepping motor controller ch.2 output pins.	
		P84 to P87		General purpose input output ports.	
67 to 70	69 to 72	PWM1P3 PWM1M3 PWM2P3 PWM2M3	PWM1M3 PWM2P3	Н	Stepping motor controller ch.3 output pins.
70	74	P54	0	General purpose input output port.	
72	74	TX0	G	CAN interface 0 TX output pin.	
73	75	P55	G	General purpose output port.	
13	75	RX0	G	CAN interface 0 RX input pin.	
		P56		General purpose input output port.	
74	76	SGO	G	Sound generator SG0 output pin.	
		FRCK		Free-run timer clock input pin.	
76	78	P57	G	General purpose input output port.	
10	70	SGA)	Sound generator SGA output pin.	
28 to 31	30 to 33	V0 to V3		LCD controller /driver reference power supply pins.	
56, 66	58, 68	DVcc	_	High current output buffer with dedicated power supply input pins (pin numbers 54-57, 59-62, 64-67, 69-72).	
51, 61, 71	53, 63, 73	DVss		High current output buffer with dedicated power supply GND pins (pin numbers 54-57, 59-62, 64-67, 69-72).	
32	34	AVcc		A/D converter dedicated power supply input pin.	
35	37	AVss		A/D converter dedicated GND supply pin.	
33	35	AVRH		A/D converter Vref + input pin. Vref – AVss.	


(Continued)

Pin	Pin no.		Circuit	Description	
LQFP	QFP	Symbol	type	Description	
47 48	49 50	MD0 MD1	B *	Test mode input pins. Connect to Vcc.	
49	51	MD2	D *	Text mode input pin. Connect to Vss.	
25	27	С	_	External capacitor pin. Connect an 0.1 μF capacitor between this pin and Vss.	
21, 82	23, 84	Vcc		Power supply input pins.	
9, 40, 79	11, 42, 81	Vss		GND power supply pins.	

*: Type C in the flash ROM models.

■ I/O CIRCUIT TYPE





HANDLING DEVICES

When handling semiconductor devices, care must be taken with regard to the following ten matters.

- Strictly observe maximum rated voltages (prevent latchup)
- Stable supply voltage
- Power-on procedures
- Treatment of unused input pins
- Treatment of A/D converter power supply pins
- Use of external clock signals
- · Power supply pins
- Proper sequence of A/D converter power supply analog input
- Handling the power supply for high-current output buffer pins (DVcc, DVss)
- Pull-up/pull-down resistance
- Precautions when not using a sub clock signal.

Precautions for Handling Semiconductor Devices

• Strictly observe maximum rated voltages (prevent latchup)

When CMOS integrated circuit devices are subjected to applied voltages higher than Vcc at input and output pins other than medium- and high-withstand voltage pins, or to voltages lower than Vss, or when voltages in excess of rated levels are applied between Vcc and Vss, a phenomenon known as latchup can occur. In a latchup condition, supply current can increase dramatically and may destroy semiconductor elements. In using semiconductor devices, always take sufficient care to avoid exceeding maximum ratings.

Also care must be taken when power to analog systems is switched on or off, to ensure that the analog power supply (AVcc, AVRH, DVcc) and analog input do not exceed the digital power supply (Vcc) .

Once the digital power supply (Vcc) is switched on, the analog power (AVcc,AVRH,DVcc) may be turned on in any sequence.

• Stable supply voltage

Even within the warranted operating range of V_{cc} supply voltage, sudden fluctuations in supply voltage can cause abnormal operation. The recommended stability for ripple fluctuations (P-P values) at commercial frequencies (50 to 60 Hz) should be within 10% of the standard V_{cc} value, and voltage fluctuations that occur during switching of power supplies etc. should be limited to transient fluctuation rates of 0.1 V/ms or less.

Power-on procedures

In order to prevent abnormal operation of the internal built-in step-down circuits, voltage rise time during power-on should be attained within 50 μs (0.2 V to 2.7 V) .

• Treatment of unused input pins

If unused input pins are left open, they may cause abnormal operation or latchup which may lead to permanent damage to the semiconductor. Any such pins should be pulled up or pulled down through resistance of at least $2 \text{ k}\Omega$.


Also any unused input/output pins should be left open in output status, or if found set to input status, they should be treated in the same way as input pins.

• Treatment of A/D converter power supply pins

Even if the A/D converter is not used, pins should be connected so that AVcc = Vcc, and AVss = AVRH = Vss.

• Use of external clock signals


Even when an external clock is used, a stabilization period is required following a power-on reset or release from sub clock mode or stop mode. Also, when an external clock is used it should drive only the X0 pin and the X1 pin should be left open, as shown in Figure 3.



• Power supply pins

Devices are designed to prevent problems such as latchup when multiple V_{cc} and V_{ss} supply pins are used, by providing internal connections between pins having the same potential. However, in order to reduce unwanted radiation, and to prevent abnormal operation of strobe signals due to rise in ground level, and to maintain total output current ratings, all such pins should always be connected externally to power supplies and ground.

As shown in Figure 4, all V_{cc} power supply pins must have the same potential. All V_{ss} power supply pins should be handled in the same way. If there are multiple V_{cc} or V_{ss} systems, the device will not operate properly even within the warranted operating range.



In addition, care must be given to connecting the V_{cc} and V_{ss} pins of this device to a current source with as little impedance as possible. It is recommended that a bypass capacitor of 1.0 μ F be connected between V_{cc} and V_{ss} as close to the pins as possible.

• Proper sequence of A/D converter power supply analog input

A/D converter power (AV_{cc}, AVRH) and analog input (AN0-AN7) must be applied after the digital power supply (V_{cc}) is switched on. When power is shut off, the A/D converter power supply and analog input must be cut off before the digital power supply is switched on (V_{cc}). In both power-on and shut-off, care should be taken that AVRH does not exceed AV_{cc}. Even when pins which double as analog input pins are used as input ports, be sure that the input voltage does not exceed AV_{cc}. (There is no problem if analog power supplies and digital power supplies are turned off and on at the same time.)

• Handling the power supply for high-current output buffer pins (DVcc, DVss)

Always apply power to high-current output buffer pins (DVcc, DVss) after the digital power supply (Vcc) is turned on. Also when switching power off, always shut off the power supply to the high-current output buffer pins (DVcc, DVss) before switching off the digital power supply (Vcc). (There will be no problem if high-current output buffer pins and digital power supplies are turned off and on at the same time.)

Even when high-current output buffer pins are used as general purpose ports, the power for high current output buffer pins (DVcc, DVss) should be applied to these pins.


• Pull-up/pull-down resistance


The MB90420G/5G series does not support internal pull-up/pull-down resistance. If necessary, use external components.

• Precautions for when not using a sub clock signal.

If the X0A and X1A pins are not connected to an oscillator, apply pull-down treatment to the X0A pin and leave the X1A pin open.

BLOCK DIAGRAM





Note : To select models without the ROM mirror function, see the "ROM Mirror Function Selection Module." The image of the ROM data in the FF bank appears at the top of the 00 bank, in order to enable efficient use of small C compiler models. The lower 16-bit address for the FF bank will be assigned to the same address, so that tables in ROM can be referenced without declaring a "far" indication with the pointer. For example when accessing the address 00C000H, the actual access is to address FFC000H in ROM. Here the FF bank ROM area exceeds 48 KB, so that it is not possible to see the entire area in the 00 bank image. Therefore because the ROM data from FF4000H to FFFFFFH will appear in the image from 004000H to 00FFFFH, it is recommended that the ROM data table be stored in the area from FF4000H to FFFFFFH.

■ I/O MAP

• Other than CAN Interface

Address	Register name	Symbol	Read/write	Peripheral function	Initial value
00н	Port 0 data register	PDR0	R/W	Port 0	XXXXXXXX
01н	Port 1 data register	PDR1	R/W	Port 1	XXXXXX
02н		(Dis	sabled)		
03н	Port 3 data register	PDR3	R/W	Port 3	ХХ
04н	Port 4 data register	PDR4	R/W	Port 4	XXXXXXXX
05н	Port 5 data register	PDR5	R/W	Port 5	XXXXXXXX
06н	Port 6 data register	PDR6	R/W	Port 6	XXXXXXXX
07н	Port 7 data register	PDR7	R/W	Port 7	XXXXXXXX
08н	Port 8 data register	PDR8	R/W	Port 8	XXXXXXXX
09н	Port 9 data register	PDR9	R/W	Port 9	XX
0Ан to 0Fн		(Dis	sabled)		
10н	Port 0 direction register	DDR0	R/W	Port 0	00000000
11 н	Port 1 direction register	DDR1	R/W	Port 1	000000
12н		(Dis	sabled)		
13 н	Port 3 direction register	DDR3	R/W	Port 3	00
14 H	Port 4 direction register	DDR4	R/W	Port 4	00000000
15 н	Port 5 direction register	DDR5	R/W	Port 5	00000000
16 н	Port 6 direction register	DDR6	R/W	Port 6	00000000
17 н	Port 7 direction register	DDR7	R/W	Port 7	00000000
18 н	Port 8 direction register	DDR8	R/W	Port 8	00000000
19 н	Port 9 direction register	DDR9	R/W	Port 9	0 0
1Ан	Analog input enable	ADER	R/W	Port 6, A/D	11111111
1Bн to 1Fн		(Dis	sabled)		
20н	A/D control status register lower	ADCSL	R/W		00000000
21 н	A/D control status register higher	ADCSH	R/W	A/D convertor	00000000
22н	A/D data register lower	ADCRL	R	A/D converter	XXXXXXXX
23н	A/D data register higher	ADCRH	R/W		0 0 1 0 1 XXX
24н	Compare clear register	CPCLR	R/W		XXXXXXXX
25н	Compare clear register	UFULK	R/W		XXXXXXXX
26н	Timor data register	TODT	R/W	16-bit free-run timer	00000000
27н	Timer data register	TCDT	R/W		00000000
28н	Timer control status register lower	TCCSL	R/W		00000000
29н	Timer control status register higher	TCCSH	R/W		0 00000

Address	Register name	Symbol	Read/write	Peripheral function	Initial value
2Ан	PPG0 control status register lower	PCNTL0	R/W	16-bit PPG0	00000000
2Вн	PPG0 control status register higher	PCNTH0	R/W	TO-DIL PPGU	000000-
2Сн	PPG1 control status register lower	PCNTL1	R/W	16-bit PPG1	00000000
2Dн	PPG1 control status register higher	PCNTH1	R/W	TO-DIL FFGT	000000-
2Eн	PPG2 control status register lower	PCNTL2	R/W	16-bit PPG2	00000000
2 F н	PPG2 control status register higher	PCNTH2	R/W	TO-DIL FFG2	000000-
30н	External interrupt enable	ENIR	R/W		00000000
31н	External interrupt request	EIRR	R/W	External interrupt	XXXXXXXX
32н	External interrupt level lower	ELVRL	R/W	External interrupt	00000000
33н	External interrupt level higher	ELVRH	R/W		00000000
34н	Serial mode register 0	SMR0	R/W		00000-00
35н	Serial control register 0	SCR0	R/W		00000100
36н	Input data register 0/ Output data register 0	SIDR0/ SODR0	R/W	UART 0	xxxxxxxx
37н	Serial status register 0	SSR0	R/W		00001000
38н	Serial mode register 1	SMR1	R/W		$0\ 0\ 0\ 0\ 0\ -0\ 0$
39н	Serial control register 1	SCR1	R/W		00000100
ЗАн	Input data register 1/ Output data register 1	SIDR1/ SODR1	R/W	UART1	*****
3Вн	Serial status register 1	SSR1	R/W		00001000
3Сн		(Dis	sabled)		
3Dн	Clock division control register 0	CDCR0	R/W	Prescaler	0 0 0 0 0
3Ен	CAN wake-up control register	CWUCR	R/W	CAN	0
3Fн	Clock division control register 1	CDCR1	R/W	Prescaler	0 0 0 0 0
40 H to $4F H$	Are	ea reserved f	for CAN interf	ace 0	
50н	Timer control status register 0 lower	TMCSR0L	R/W		00000000
51н	Timer control status register 0 high- er	TMCSR0H	R/W	16-bit reload timer 0	0 0 0 0 0
52н	Timer register 0/	TMR0/	R/W		XXXXXXXX
53н	Reload register 0	TMRLR0	11/ 11		XXXXXXXX
54 _H	Timer control status register 1 lower	TMCSR1L	R/W		00000000
55н	Timer control status register 1 high- er	TMCSR1H	R/W	16-bit reload timer 1	00000
56н	Timer register 1/	TMR1/	R/W		XXXXXXXX
57 н	Reload register 1	TMRLR1	r./ VV		XXXXXXXX
58 н	Clock timer control register lower	WTCRL	R/W	Real-time	000000
59н	Clock timer control register higher	WTCRH	R/W	clock timer	00000000

$5A_{H}$ Sound control register lowerSGCRLR/W $5B_{H}$ Sound control register higherSGCRHR/W $5C_{H}$ Frequency data registerSGRRR/W $5D_{H}$ Amplitude data registerSGARR/W $5E_{H}$ Decrement grade registerSGDRR/W $6B_{H}$ Input capture registerSGTRR/W $6B_{H}$ Input capture register 0IPCP0R $6B_{H}$ Input capture register 1IPCP0R $1nput capture register 1IPCP1R6B_{H}Input capture register 2IPCP2R1nput capture register 3IPCP3R6B_{H}Input capture register 3IPCP3R6B_{H}Input capture register 3IPCP3R/W6B_{H}Input capture control status 2/3ICS23R/WInput capture 2/36B_{H}Input capture control status 2/3ICS23R/WInput capture 2/36B_{H}IcDC control register higherLCRLR/W00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0$	Address	Register name	Symbol	Read/write	Peripheral function	Initial value
SCHFrequency data registerSGFRR/WSound generatorXXXXXXXSDHAmplitude data registerSGARR/W 30000000 3000000 SEHDecrement grade registerSGRR/W 30000000 3000000 SFHTone count registerSGRR/W 30000000 30000000 60HInput capture register 0IPCP0RInput capture register 1 $1PCP0$ R61HInput capture register 1IPCP1RInput capture register 2 300000000 30000000 63HInput capture register 2IPCP2RInput capture register 3 300000000 66HInput capture register 3IPCP3RInput capture 0/1 00000000 69HInput capture control status 0/1ICS01R/WInput capture 0/1 00000000 69HInput capture control status 2/3ICS23R/WInput capture 2/3 00000000 69HInput capture control status 2/3ICS23R/WInput capture 2/3 00000000 60HInput capture control status 2/3ICS23R/WInput capture 2/3 00000000 60HLCDC control register lowerLCRLR/WIcD controller/ 00000000 60HLCDC control register lowerLCRLR/WIcD controller/ 00000000 60HLCDC control register lowerLCRLR/WIcD controller/ 00000000 60HLCDC control register 0PWC0R/WIcD controller/ 000000000	5Ан	Sound control register lower	SGCRL	R/W		00000000
SDн Amplitude data register SGAR R/W Sound generator 0 0 0 0 0 0 0 0 5Eн Decrement grade register SGDR R/W XXXXXXX XXXXXXX 60н Input capture register 0 IPCP0 R Input capture register 1 IPCP0 R XXXXXXXX 63н Input capture register 1 IPCP1 R Input capture register 2 IPCP2 R Input capture register 3 XXXXXXX XXXXXXXX 664 Input capture register 3 IPCP3 R Input capture 0/1 XXXXXXXX 664 Input capture register 3 IPCP3 R Input capture 0/1 XXXXXXXX 664 Input capture control status 0/1 ICS01 R/W Input capture 0/1 0 0 0 0 0 0 0 0 694 Input capture control status 2/3 ICS23 R/W Input capture 2/3 0 0 0 0 0 0 0 0 684 Input capture control status 2/3 ICS23 R/W Input capture 2/3 0 0 0 0 0 0 0 0 694 Input capture control status 2/3 ICS23 R/W Input capture 2/3	5В н	Sound control register higher	SGCRH	R/W		0 0 0
5DHAmplitude data registerSGARRW000000005EHDecrement grade registerSGDRRWXXXXXXX5FHTone count registerSGTRRWXXXXXXX60HInput capture register 0IPCP0RXXXXXXXX61HInput capture register 1IPCP1RXXXXXXXX63HInput capture register 2IPCP2RInput capture register 3XXXXXXXX64HInput capture register 3IPCP3RXXXXXXXXX65HInput capture register 3IPCP3RXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	5Сн	Frequency data register	SGFR	R/W		XXXXXXXX
SFHTone count registerSGTRR/WXXXXXXX 60_{H} 61_{H} Input capture register 0IPCP0RInput capture register 0XXXXXXX 62_{H} 63_{H} Input capture register 1IPCP1RInput capture register 1/XXXXXXXXXXXXXXX 64_{H} 65_{H} Input capture register 2IPCP2RInput capture register 3/XXXXXXXXXXXXXXX 66_{H} 1 Input capture register 3IPCP3RInput capture 0/10000000 69_{H} Input capture control status 0/1ICS01R/WInput capture 0/10000000 69_{H} Input capture control status 2/3ICS23R/WInput capture 2/30000000 69_{H} Input capture control status 2/3ICS23R/WInput capture 2/30000000 60_{H} LCDC control register lowerLCRLR/WLCD controller/ driver0000000 60_{H} LCDC control register higherLCRHR/WLCD controller/ driver0000000 60_{H} ROM mirrorXXXXXXXXXXXXXXXXXXXXXX 70_{H} to 7F_HArea reserved for CAN interface 1VXXXXXXXX 80_{H} PWM control register 1PWC1R/WStepping motor controller1000000-0 81_{H} PWM control register 2PWC2R/WStepping motor controller3000000-0 84_{H} PWM control register 3PWC3R/WStepping motor controller3000000-0 85_{H} PWM control register 3PWC3R/W	5Dн	Amplitude data register	SGAR	R/W	- Sound generator	00000000
60н 61н 61н 62н 1mput capture register 0IPCP0R Input capture register 1XXXXXXX XXXXXX XXXXXXX XXXXXXX XXXXXXX XXXXXXX XXXXXXX XXXXXXXX A44 65н 66н 67н 67нInput capture register 2IPCP2R Input capture register 3XXXXXXXX XXXXXXX XXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	5Eн	Decrement grade register	SGDR	R/W		XXXXXXXX
61H 62H 63H 63HInput capture register 0IPCP0R IPCP1Input capture 0/1XXXXXXX XXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX 66H 66H 66H 66H 66HInput capture register 2IPCP2R RInput capture 0/1XXXXXXXX XXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX XXXXXXXX XXXXXXX 66HInput capture register 3IPCP3 RRInput capture 0/10000000066H 69HInput capture control status 0/1ICS01R/WInput capture 0/10000000069H(Dis223R/WInput capture 0/10000000069H(Dis2bled)ICS23R/WInput capture 2/30000000060HInput capture control status 2/3ICS23R/WInput capture 2/30000000060HLCDC control register lowerLCRLR/WICD controller/ driver0001000060HLCDC control register lowerLCRHR/WLOD controller/ driver0000000060HLCDC control register lowerLVRCR/WLOW voltage detect reset1011100060FHROM mirrorROMMROM mirrorXXXXXXX70H to 7FHArea reserved for CAN interface 1000000080HPVM control register 1PWC0R/WStepping motor controller100000081HOther for grister 2PWC2R/WStepping motor controller2000000082HPVM control register 3PWC2R/WStepping motor controller30000008	5 F н	Tone count register	SGTR	R/W		XXXXXXXX
61HInput capture register 1IPCP1RInput capture 0/1 $XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX$	60н	Input conture register 0		Р		XXXXXXXX
62H G3H G3HIPUt capture register 1 PUT apture register 1 G5HIPCP1 IPCP2R R IPCP2 $XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXRControl register 2G6HG7HIPUt capture register 2PUT apture register 3IPCP3IPCP3RIPDP3RIPCP3RInput capture 2/3RInput capture 0/1Input capture 0/1I 00000000000000000000000000000000000G6HIPCP3XXX$	61н	input capture register o	IPCPU	ĸ	Innut conture 0/1	XXXXXXXX
63HAnd AA </td <td>62н</td> <td></td> <td></td> <td>Р</td> <td>input capture 0/1</td> <td>XXXXXXXX</td>	62н			Р	input capture 0/1	XXXXXXXX
65H 66H 67HInput capture register 2IPCP2R RInput capture 2/3 $\overline{XXXXXXX}$ \overline{XXXXXX} \overline{XXXXXX} \overline{XXXXXX} \overline{XXXXXX} \overline{XXXXXX} \overline{XXXXXX} \overline{XXXXXX} \overline{XXXXXX} $\overline{XXXXXXX}$ $\overline{XXXXXXX}$ $\overline{XXXXXXX}$ $\overline{XXXXXXX}$ $\overline{XXXXXXX}$ $\overline{XXXXXXX}$ $\overline{XXXXXXX}$ $\overline{XXXXXXX}$ $\overline{XXXXXXX}$ $\overline{XXXXXXX}$ $\overline{XXXXXXX}$ $\overline{XXXXXXX}$ $\overline{XXXXXXX}$ $\overline{XXXXXXX}$ $\overline{XXXXXXXX}$ $\overline{XXXXXXX}$ $\overline{XXXXXXX}$ $\overline{XXXXXXX}$ $\overline{XXXXXXX}$ $\overline{XXXXXXX}$ $\overline{XXXXXXX}$ $\overline{XXXXXXX}$ $\overline{XXXXXXX}$ $\overline{XXXXXXXX}$ $\overline{XXXXXXX}$ $\overline{XXXXXXX}$ $\overline{XXXXXXX}$ $\overline{XXXXXXX}$ $\overline{XXXXXXX}$ $\overline{XXXXXXXX}$ $\overline{XXXXXXXX}$ $\overline{XXXXXXXX}$ $\overline{XXXXXXXX}$ $XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX$	63н	input capture register 1	IPCP1	ĸ		XXXXXXXX
65H1 multicapture register 3 (FTH)IPCP3 (IPCP3)RInput capture 23 (XXXXXXX) XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	64н			P		XXXXXXXX
$ \begin{array}{c c c c c } \hline \mbox{Accel register 3} & \mbox{IPCP3} & \mbox{R} & \mbox{Accel register 3} & \mbox{IPCP3} & \mbox{R} & \mbox{Accel register 4} & \mbox{Input capture ontrol status 0/1} & \mbox{ICS01} & \mbox{R/W} & \mbox{Input capture 0/1} & 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 $	65н	input capture register 2	IPCP2	ĸ	lanut conture 2/2	XXXXXXXX
67_{H} Input capture control status 0/1ICS01R/WInput capture 0/1 0.000000 69_{H} (Disabled) $6A_{H}$ Input capture control status 2/3ICS23R/WInput capture 2/3 0.0000000 $6B_{H}$ Input capture control status 2/3ICS23R/WInput capture 2/3 0.0000000 $6B_{H}$ ICDC control register lowerLCRLR/WLCD controller/ driver 0.0010000 $6D_{H}$ LCDC control register higherLCRHR/WLCD controller/ driver 0.0010000 $6E_{H}$ Low voltage detect reset control registerLVRCR/WLow voltage detect reset 1.0111000 $6F_{H}$ ROM mirrorROMMWROM mirrorXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	66н	Input conturo register 2		Р	input capture 2/3	XXXXXXXX
б9н (Disabled) 6Aн Input capture control status 2/3 ICS23 R/W Input capture 2/3 0 0 0 0 0 0 0 0 6Bн (Disabled) (Disabled) 0 0 0 1 0 0 0 0 0 6CH LCDC control register lower LCRL R/W LCD controller/ driver 0 0 0 1 0 0 0 0 6DH LCDC control register higher LCRH R/W LCD controller/ driver 0 0 0 1 0 0 0 0 6EH Low voltage detect reset control register LVRC R/W Low voltage detect reset 1 0 1 1 1 0 0 0 6FH ROM mirror ROMM W ROM mirror XXXXXXX1 70+ to 7FH Area reserved for CAN interface 1 0 0 0 0 0 0 - 0 0 0 0 0 0 0 - 0 80H PWM control register 0 PWC0 R/W Stepping motor controller0 0 0 0 0 0 - 0 81H (Disabled) 0 0 0 0 0 0 - 0 0 0 0 0 0 - 0 0 0 0 0 0 - 0 82H PWM control register 2 PWC2 R/W Stepping motor controller1 0 0 0 0 0 - 0 83H (Disabled) 0 0 0 0 0 - 0 0 0 0 0 0 - 0	67н	input capture register 3	IPCP3	ĸ		XXXXXXXX
6Ан Input capture control status 2/3 ICS23 R/W Input capture 2/3 0 0 0 0 0 0 0 0 6Bн (Disabled) (Disabled) 0 0 0 1 0 0 0 0 0 6CH LCDC control register lower LCRL R/W LCD controller/ driver 0 0 0 1 0 0 0 0 0 6DH LCDC control register higher LCRH R/W LCD controller/ driver 0 0 0 1 0 0 0 0 6EH Low voltage detect reset control register LVRC R/W Low voltage detect reset 1 0 1 1 1 0 0 6FH ROM mirror ROMM W ROM mirror XXXXXXX1 70H to 7FH Area reserved for CAN interface 1 VXXXXXXX1 80H PWM control register 0 PWC0 R/W Stepping motor controller0 0 0 0 0 0 0 81H (Disabled) VXXXXXX 0 0 0 0 0 0 0 0 0 0 0 0 0 0 82H PWM control register 1 PWC1 R/W Stepping motor controller1 0 0 0 0 0 0 83H (Disabled) VXXXXXXX 0 0 0 0 0 0 0 0 0 0 0 0 85H <td>68н</td> <td>Input capture control status 0/1</td> <td>ICS01</td> <td>R/W</td> <td>Input capture 0/1</td> <td>00000000</td>	68 н	Input capture control status 0/1	ICS01	R/W	Input capture 0/1	00000000
6Bн (Disabled) 6Cн LCDC control register lower LCRL R/W LCD controller/ driver 0 0 0 1 0 0 0 0 6Dн LCDC control register higher LCRH R/W LCD controller/ driver 0 0 0 1 0 0 0 0 6Eн Low voltage detect reset control register LVRC R/W Low voltage detect reset 1 0 1 1 1 0 0 0 6Fн ROM mirror ROMM W ROM mirror XXXXXXX1 70н to 7Fн Area reserved for CAN interface 1 0 0 0 0 0 0 - 0 0 0 0 0 0 0 - 0 80н PWM control register 0 PWC0 R/W Stepping motor controller0 0 0 0 0 0 - 0 81н (Disabled) Stepping motor controller1 0 0 0 0 0 - 0 0 0 0 0 0 - 0 83н (Disabled) Stepping motor controller2 0 0 0 0 0 - 0 84н PWM control register 2 PWC2 R/W Stepping motor controller2 0 0 0 0 0 - 0 85н (Disabled) Stepping motor controller3 0 0 0 0 0 - 0 0 0 0 0 0 - 0	69н		(Di	sabled)		
6СнLCDC control register lowerLCRLR/WLCD controller/ driver0 0 0 1 0 0 0 06DнLCDC control register higherLCRHR/WLCD controller/ driver0 0 0 0 0 0 0 06EнLow voltage detect reset control registerLVRCR/WLow voltage detect reset1 0 1 1 1 0 06FнROM mirrorROMMWROM mirrorX X X X X X 170н to 7FнArea reserved for CAN interface 10 0 0 0 0 0 0 - 080нPWM control register 0PWC0R/WStepping motor controller00 0 0 0 0 - 081н(Disabled)0 0 0 0 0 - 00 0 0 0 0 - 00 0 0 0 0 - 082нPWM control register 1PWC1R/WStepping motor controller10 0 0 0 0 - 083н(Disabled)0 0 0 0 0 - 00 0 0 0 0 - 00 0 0 0 0 - 084нPWM control register 2PWC2R/WStepping motor controller20 0 0 0 0 - 085н(Disabled)0 0 0 0 0 - 00 0 0 0 0 - 086нPWM control register 3PWC3R/WStepping motor controller30 0 0 0 0 - 087н to(Disabled)0 0 0 0 0 - 00 0 0 0 0 - 00 0 0 0 0 - 0	6Ан	Input capture control status 2/3	ICS23	R/W	Input capture 2/3	00000000
6DHLCDC control register higherLCRHR/Wdriver0 0 0 0 0 0 0 0 06EHLow voltage detect reset control registerLVRCR/WLow voltage detect reset1 0 1 1 1 0 0 06FHROM mirrorROMMWROM mirrorXXXXXX170H to 7FHArea reserved for CAN interface 1XXXXXXX180HPWM control register 0PWC0R/WStepping motor controller00 0 0 0 0 0 - 081H(Disabled)VStepping motor controller10 0 0 0 0 0 - 082HPWM control register 1PWC1R/WStepping motor controller10 0 0 0 0 - 083H(Disabled)VStepping motor controller10 0 0 0 0 - 084HPWM control register 2PWC2R/WStepping motor controller20 0 0 0 0 - 085H(Disabled)VStepping motor controller20 0 0 0 0 - 086HPWM control register 3PWC3R/WStepping motor controller30 0 0 0 0 - 087H to(Disabled)Stepping motor controller30 0 0 0 0 - 0	6В н		Di	sabled)		
ODHLOPO control register nightLONTNWControl register6EHLow voltage detect reset control registerLVRCR/WLow voltage detect reset101110006FHROM mirrorROMMWROM mirrorXXXXXX170H to 7FHArea reserved for CAN interface 1XXXXXX180HPWM control register 0PWC0R/WStepping motor controller00 0 0 0 0 081H(Disabled)VStepping motor controller10 0 0 0 0 082HPWM control register 1PWC1R/WStepping motor controller10 0 0 0 0 083H(Disabled)V0 0 0 0 0 084H0 0 0 0 0 0 084HPWM control register 2PWC2R/WStepping motor controller20 0 0 0 0 085H(Disabled)VStepping motor controller20 0 0 0 0 086HPWM control register 3PWC3R/WStepping motor controller30 0 0 0 0 087H to(Disabled)VStepping motor controller30 0 0 0 0 0	6Сн	LCDC control register lower	LCRL	R/W	LCD controller/	00010000
6EHregisterLVRCR/Wdetect resetTUTTUOU6FHROM mirrorROMMWROM mirrorXXXXXX170H to 7FHArea reserved for CAN interface 1XXXXXXX180HPWM control register 0PWC0R/WStepping motor controller00 0 0 0 0 - 081H(Disabled)VStepping motor controller10 0 0 0 0 - 00 0 0 0 0 - 082HPWM control register 1PWC1R/WStepping motor controller10 0 0 0 0 - 083H(Disabled)VStepping motor controller10 0 0 0 0 - 00 0 0 0 0 - 084HPWM control register 2PWC2R/WStepping motor controller20 0 0 0 0 - 085H(Disabled)VStepping motor controller20 0 0 0 0 - 00 0 0 0 0 - 086HPWM control register 3PWC3R/WStepping motor controller30 0 0 0 0 - 087H to(Disabled)(Disabled)Stepping motor controller30 0 0 0 0 - 0	6Dн	LCDC control register higher	LCRH	R/W	driver	00000000
70н to 7Fн Area reserved for CAN interface 1 80н PWM control register 0 PWC0 R/W Stepping motor controller0 0 0 0 0 0 0 81н (Disabled) V 0 0 0 0 0 0 0 0 0 0 0 0 82н PWM control register 1 PWC1 R/W Stepping motor controller1 0 0 0 0 0 0 83н V (Disabled) 0 0 0 0 0 0 0 0 0 0 0 0 84н PWM control register 2 PWC2 R/W Stepping motor controller2 0 0 0 0 0 0 85н (Disabled) (Disabled) 0 0 0 0 0 0 0 0 0 0 0 0 86н PWM control register 3 PWC3 R/W Stepping motor controller3 0 0 0 0 0 0 87н to (Disabled) (Disabled) 0 0 0 0 0 0 0 0 0 0 0 0	6Eн	•	LVRC	R/W	-	10111000
80HPWM control register 0PWC0R/WStepping motor controller00 0 0 0 0 081H(Disabled)82HPWM control register 1PWC1R/WStepping motor controller10 0 0 0 0 083H(Disabled)(Disabled)0 0 0 0 0 0084HPWM control register 2PWC2R/WStepping motor controller20 0 0 0 0 085H(Disabled)(Disabled)0 0 0 0 0 0086HPWM control register 3PWC3R/WStepping motor controller30 0 0 0 0 087H to(Disabled)(Disabled)000	6 F н	ROM mirror	ROMM	W	ROM mirror	XXXXXXX1
80HPWW control register 0PWC0R/WController00 0 0 0 0 081H(Disabled)82HPWM control register 1PWC1R/WStepping motor controller10 0 0 0 0 083H(Disabled)84HPWM control register 2PWC2R/WStepping motor controller20 0 0 0 0 085H(Disabled)86HPWM control register 3PWC3R/WStepping motor controller30 0 0 0 0 087H to(Disabled)	70н to 7Fн	Aı	rea reserved f	for CAN interf	face 1	
82HPWM control register 1PWC1R/WStepping motor controller10 0 0 0 0 083H(Disabled)84HPWM control register 2PWC2R/WStepping motor controller20 0 0 0 0 085H(Disabled)86HPWM control register 3PWC3R/WStepping motor controller30 0 0 0 0 087H to(Disabled)	80н	PWM control register 0	PWC0	R/W		000000
82HPWM control register 1PWC1R/WController100000083H(Disabled)84HPWM control register 2PWC2R/WStepping motor controller200000085H(Disabled)86HPWM control register 3PWC3R/WStepping motor controller300000087H to(Disabled)	81н		(Di	sabled)		
84H PWM control register 2 PWC2 R/W Stepping motor controller2 0 0 0 0 0 0 85H (Disabled) 86H PWM control register 3 PWC3 R/W Stepping motor controller3 0 0 0 0 0 0 87H to (Disabled)	82 н	PWM control register 1	PWC1	R/W		000000
84H PWW control register 2 PWC2 R/W Controller2 85H (Disabled) 86H PWM control register 3 PWC3 R/W Stepping motor controller3 0 0 0 0 0 0 87H to (Disabled)	83н		Di	sabled)		
86H PWM control register 3 PWC3 R/W Stepping motor controller3 0 0 0 0 0 0 87H to (Disabled)	84 _H	PWM control register 2	PWC2	R/W		000000
86H PVVM control register 3 PVVC3 R/W controller3 87H to (Disabled)	85H		Di	sabled)		
	86H	PWM control register 3	PWC3	R/W		000000
			(Di	sabled)		

Address	Register name	Symbol	Read/write	Peripheral function	Initial value
9 Е н	ROM correction control register	PACSR	R/W	Address match detection function	0 - 0
9 F н	Delay interrupt/release	DIRR	R/W	Delayed interrupt	0
А0н	Power saving mode	LPMCR	R/W	Power saving	00011000
А1н	Clock select	CKSCR	R/W	control circuit	1111100
А2н to А7н		(Di	sabled)		
А8н	Watchdog control	WDTC	R/W	Watchdog timer	XXXXX 1 1 1
А9н	Time base timer control register	TBTC	R/W	Time base timer	1 00100
ААн	Clock timer control register	WTC	R/W	Clock timer (sub clock)	1 X 0 0 0 0 0
ABн to ADн		(Di	sabled)		
АЕн	Flash control register	FMCS	R/W	Flash interface	0 0 0 X 0 XX 0
AFн		(Di	sabled)		
В0н	Interrupt control register 00	ICR00	R/W		0000011
В1н	Interrupt control register 01	ICR01	R/W		0000011
В2 н	Interrupt control register 02	ICR02	R/W		0000011
ВЗн	Interrupt control register 03	ICR03	R/W		0000011
В4н	Interrupt control register 04	ICR04	R/W		0000011
В5н	Interrupt control register 05	ICR05	R/W		0000011
В6 н	Interrupt control register 06	ICR06	R/W		0000011
В7 н	Interrupt control register 07	ICR07	R/W	Interrupt controller	0000011
В8 н	Interrupt control register 08	ICR08	R/W		0000011
В 9н	Interrupt control register 09	ICR09	R/W		00000111
ВАн	Interrupt control register 10	ICR10	R/W		0000011
ВВн	Interrupt control register 11	ICR11	R/W		0000011
ВСн	Interrupt control register 12	ICR12	R/W		0000011
BDн	Interrupt control register 13	ICR13	R/W	-	00000111
ВЕн	Interrupt control register 14	ICR14	R/W		0000011
BFн	Interrupt control register 15	ICR15	R/W		0000011
C0н to FFн		(Di	sabled)		

Address	Register name	Symbol	Read/write	Peripheral function	Initial value
1FF0н	ROM correction address 0	PADR0	R/W		XXXXXXXX
1FF1н	ROM correction address 1	PADR0	R/W	Address match	XXXXXXXX
1FF2н	ROM correction address 2	PADR0	R/W		XXXXXXXX
1FF3⊦	ROM correction address 3	PADR1	R/W	detection function	XXXXXXXX
1FF4н	ROM correction address 4	PADR1	R/W		XXXXXXXX
1FF5⊦	ROM correction address 5	PADR1	R/W		XXXXXXXX
3900н to 391Fн		(Di	sabled)		
3920н			Р		11111111
3921н	PPG0 down counter register	PDCR0	R		11111111
3922н	DDC0 evole potting register	DCCDA	10/	16-bit PPG 0	XXXXXXXX
3923н	PPG0 cycle setting register	PCSR0	W	To-Dit PPG U	XXXXXXXX
3924н	DDC0 duty actting register		10/		XXXXXXXX
3925н	PPG0 duty setting register	PDUT0	W		XXXXXXXX
3926н to 3927н		(Di	sabled)		
3928н			Р		11111111
3929н	PPG1 down counter register	PDCR1	R		11111111
392Ан	DDC1 evels setting register	D00D4	W	16-bit PPG 1	XXXXXXXX
392Вн	PPG1 cycle setting register	PCSR1			XXXXXXXX
392Сн	DDC1 duty actting register		w		XXXXXXXX
392D н	PPG1 duty setting register	PDUT1	vv		XXXXXXXX
392Eн to 392Fн		(Di	sabled)		
3930н		DDODO			11111111
3931н	PPG2 down counter register	PDCR2	R		11111111
3932н		DOODO			XXXXXXXX
3933н	PPG2 cycle setting register	PCSR2	W	16 bit PPG 2	XXXXXXXX
3934н			147		XXXXXXXX
3935н	PPG2 duty setting register	PDUT2	W		XXXXXXXX
3936н to 3959н		(Di	sabled)		Continued

Address	Register name	Symbol	Read/write	Peripheral function	Initial value
395Ан					XXXXXXXX
395Вн	Sub second data register	WTBR	R/W		XXXXXXXX
395Сн				Real time	XXXXX
395D н	Second data register	WTSR	R/W	clock timer	XXXXXX
395Ен	Minute data register	WTMR	R/W		XXXXXX
395F н	Hour data register	WTHR	R/W		XXXXX
3960н to 396Fн	LCD display RAM	VRAM	R/W	LCD controller/ driver	xxxxxxxx
3970н to 397Fн		(Di	sabled)		
3980н	DW/M1 compare register 0		R/W		XXXXXXXX
3981 н	PWM1 compare register 0	PWC10	R/ VV		XX
3982н	PWM2 compare register 0	PWC20	R/W	Stepping motor	XXXXXXXX
3983н	r www.z.compare register o	F VVC20	N/ VV	controller 0	XX
3984н	PWM1 select register 0	PWS10	R/W		000000
3985н	PWM2 select register 0	PWS20	R/W		-0000000
3986н to 3987н		(Di	sabled)		
3988н	PWM1 compare register 1	PWC11	R/W		XXXXXXXX
3989н	r www.r.compare register i	FVUCTI	N/ VV		XX
398Ан	PWM2 compare register 1	PWC21	R/W	Stepping motor	XXXXXXXX
398Bн	r www.z.compare register 1	F WCZ1	1.7, 4, 4	controller 1	XX
398Cн	PWM1 select register 1	PWS11	R/W		000000
398Dн	PWM2 select register 1	PWS21	R/W		-0000000
398Eн to 398Fн		(Di	sabled)		
3990н	PWM1 compare register 2	PWC12	R/W		XXXXXXXX
3991н	P WWIT Compare register 2	FVUCIZ	R/ VV		XX
3992н	PWM2 compare register 2	PWC22	R/W	Stepping motor	XXXXXXXX
3993н	P WWZ Compare register z	FVVC22	R/ VV	controller 2	XX
3994н	PWM1 select register 2	PWS12	R/W		000000
3995н	PWM2 select register 2	PWS22	R/W		-0000000
3996н to 3997н		(Di	sabled)		(Continued)

Address	Register name	Symbol	Read/write	Peripheral function	Initial value					
3998н	DWM1 compare register 2	PWC13	R/W		XXXXXXXX					
3999н	PWM1 compare register 3	FWCIS	R/ VV		XX					
399Ан	DW/M2 compare register 2		DAM	Stepping motor	XXXXXXXX					
399Вн	PWM2 compare register 3	PWC23	R/W	controller 3	XX					
399Сн	PWM1 select register 3	PWS13	R/W		000000					
399Dн	PWM2 select register 3	PWS23	R/W		-0000000					
399Eн to 39FFн		(Di	sabled)							
3A00н to 3AFFн	Are	ea reserved f	for CAN interf	ace 0						
3B00н to 3BFFн	Are	ea reserved f	for CAN interf	ace 1						
3C00н to 3CFFн	Are	ea reserved f	for CAN interf	ace 0						
3D00н to 3DFFн	Area reserved for CAN interface 1									
3E00н to 3EFFн	(Disabled)									

- Initial value symbols :
 - "0" initial value 0.
 - "1" initial value 1.
 - "X" initial value undetermined
 - "-" initial value undetermined (none)
- Write/read symbols : "R/W" read/write enabled
 - "R" read only
 - "W" write only
- Addresses in the area 0000^H to 00FF^H are reserved for the principal functions of the MCU. Read access attempts to reserved areas will result in an "X" value. Also, write access to reserved areas is prohibited.

• I/O Map for CAN Interface

Address			Cumhal	Read/	
CAN0	CAN1	Register name	Symbol	write	Initial value
000040н	000070н	Magaaga huffer valid area		(R/W)	0000000 00000000
000041н	000071н	Message buffer valid area	BVALR	(K/VV)	
000042н	000072н			(R/W)	00000000 00000000
000043н	000073н	Transmission request register	TREQR	(17/00)	
000044н	000074н	Transmission cancel register	TCANR	(14/)	0000000 00000000
000045н	000075н	Transmission cancer register	TCANK	(W)	
000046н	000076н	Transmission completed register	TCR	(R/W)	0000000 00000000
000047н	000077н		TOR	(1\/ \v)	
000048н	000078н	Receiving completed register	RCR	(R/W)	0000000 00000000
000049н	000079н	Receiving completed register	NUN	(17/10)	
00004Ан	00007Ан	Remote request receiving register	RRTRR	(R/W)	00000000 00000000
00004Вн	00007Bн	Terrible request receiving register		(1\/\\)	
00004Сн	00007Сн	Receiving overrun register	ROVRR	(R/W)	00000000 00000000
00004Dн	00007Dн			(10/00)	
00004Eн	00007E н	Receiving interrupt enable register	RIER	(R/W)	00000000 00000000
00004Fн	00007F н			(10,00)	
003С00н	003D00н	Control status register	CSR	(R/W, R)	00000 00-1
003C01 н	003D01н		OOK	(10,00,10)	
003С02н	003D02н	Last event indicator register	LEIR	EIR (R/W)	000-0000
003С03н	003D03н		22110	(10,11)	
003C04н	003D04н	RX/TX error counter	RTEC	(R)	00000000 00000000
003C05н	003D05н				
003С06н	003D06н	Bit timing register	BTR	(R/W)	-1111111 111111111
003С07н	003D07н			(1011)	
003С08н	003D08н	IDE register	IDER	(R/W)	xxxxxxxx xxxxxxxx
003С09н	003D09н			(1011)	10000000 100000000
003С0Ан	003D0Aн	Transmission RTR register	TRTRR	(R/W)	00000000 00000000
003С0Вн	003D0Bн			(,	
003C0CH	003D0Cн	Remote frame receiving wait register	RFWTR	(R/W)	xxxxxxxx xxxxxxxx
003C0DH	003D0Dн			(1.1.1.1)	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
003C0Eн	003D0Eн	Transmission interrupt enable register	TIER	(R/W)	00000000 00000000
003C0Fн	003D0Fн			(1.7.17)	

Address		Denistan	0 mil al	Read/			
CAN0	CAN1	Register name	Symbol	write	Initial value		
003C10н	003D10н						
003C11н	003D11н	Accentance mack calest register					
003C12н	003D12н	Acceptance mask select register	AMSR	(R/W)	xxxxxxxx xxxxxxx		
003C13н	003D13н						
003C14н	003D14н				xxxxxxxx xxxxxxx		
003C15н	003D15н	Acceptance mask register 0	AMR0	(R/W)			
003C16н	003D16н		AWINO	(11/10)	xxxxx xxxxxxxx		
003C17н	003D17н						
003C18н	003D18н				xxxxxxxx xxxxxxx		
003C19н	003D19н	Acceptance mask register 1	AMR1	(R/W)			
003С1Ан	003D1Aн			(11/11/)	xxxxx xxxxxxxx		
003C1Bн	003D1Bн						
003А00н	003В00н				XXXXXXXX to XXXXXXXX		
to 003A1F⊦	to 003B1Fн	General purpose RAM	al purpose RAM (R/W)				
003A20н	003В20н						
003A21 н	003B21 н	-			XXXXXXXXX XXXXXXXX		
003А22 н	003B22 н	ID register 0	IDR0	(R/W)			
003А23н	003В23н				XXXXX XXXXXXXX		
003A24н	003B24н						
003А25 н	003B25н				XXXXXXXXX XXXXXXXX		
003A26н	003B26н	ID register 1	IDR1	(R/W)			
003A27н	003B27 н				XXXXX XXXXXXXX		
003A28н	003B28н						
003А29н	003B29н	ID register 2		(R/W)			
003А2Ан	003В2Ан	ID register 2	IDR2	(R/VV)	XXXXX XXXXXXXX		
003А2Вн	003В2Вн				^^^^		
003А2Сн	003В2Сн				xxxxxxxx xxxxxxx		
003A2DH	003B2Dн	ID register 3	IDR3	(R/W)			
003A2Eн	003В2Ен	וסופטים ער		(13/99)	xxxxx xxxxxxxx		
003A2Fн	003B2Fн						
003А30н	003В30н				xxxxxxxx xxxxxxx		
003А31 н	003B31н	ID register 4	IDR4	(R/W)			
003А32н	003В32н			(13/00)	xxxxx xxxxxxxx		
003А33н	003В33н				(Continued)		

Address		Destinter nome	Qumbal	Read/	Initial value		
CAN0	CAN1	Register name	Symbol	write	Initial	value	
003А34н	003В34н				xxxxxxxx	xxxxxxxx	
003А35н	003В35н	ID register 5		^^^^	~~~~~		
003А36н	003В36н	ID register 5	IDR5	(R/W)	~~~~~	xxxxxxxx	
003А37 н	003В37 н				~~~~~~	~~~~~	
003А38 н	003В38н				xxxxxxxx	xxxxxxxx	
003А39 н	003В39 н	ID register 6	IDR6	(R/W)	~~~~~~	~~~~~	
003АЗАн	003В3Ан		IDRO	(K/VV)	~~~~~	XXXXXXXX	
003А3Вн	003В3Вн				~~~~~~	~~~~~~	
003А3Сн	003В3Сн				xxxxxxxx	xxxxxxxx	
003A3Dн	003B3Dн	ID register 7	IDR7	(R/W)	^^^^	~~~~~	
003А3Ен	003В3Ен			(13/00)	XXXXX	xxxxxxxx	
003A3Fн	003B3Fн						
003A40 н	003B40 н				xxxxxxxx	XXXXXXXX	
003A41 н	003B41 н	ID register 8	IDR8	(R/W)	^^^^	~~~~~	
003A42 н	003B42н		IDRO	(13/00)		XXXXXXXX	
003А43н	003B43 н				~~~~~~	~~~~~	
003A44н	003B44н			(R/W)	xxxxxxxx	XXXXXXXX	
003A45 н	003B45н	ID register 9	IDR9			~~~~~	
003A46 н	003B46 н		IDI(9		XXXXX	XXXXXXXX	
003A47 н	003B47 н				~~~~~~~~~		
003A48 н	003B48н				xxxxxxxx	XXXXXXXX	
003A49 н	003B49н	ID register 10	IDR10	(R/W)			
003А4Ан	003В4Ан			(10,00)	XXXXX	XXXXXXXX	
003А4Вн	003B4Bн				~~~~~~	~~~~~	
003А4Сн	003В4Сн				xxxxxxxx	XXXXXXXX	
003A4Dн	003B4Dн	ID register 11	IDR11	(R/W)			
003А4Ен	003В4Ен		וואשו	(13/99)	XXXXX	XXXXXXXX	
003A4Fн	003B4Fн				~~~~~~		
003А50 н	003B50н				******	****	
003А51 н	003B51 н	ID register 12	IDR12	(R/W)			
003А52н	003В52н	- ID register 12 IDF		(13/99)	XXXXX	xxxxxxxx	
003А53н	003В53н				~~~~~		

Add	ress	Do sister some	Cumbal	Read/	Initial value			
CAN0	CAN1	Register name	Symbol	write	Initial	value		
003А54н	003B54н				xxxxxxxx	XXXXXXXX		
003А55н	003B55 н	ID register 13	IDR13	(R/W)				
003А56н	003B56 н		IDI(15	(10/00)	XXXXX	xxxxxxxx		
003А57 н	003B57 н				~~~~~~~	~~~~~		
003А58 н	003B58 н				xxxxxxxx	xxxxxxxx		
003А59н	003B59н	ID register 14	IDR14	(R/W)		~~~~~		
003А5Ан	003В5Ан		IDI(14	(11/00)	XXXXX	XXXXXXXX		
003А5Вн	003В5Вн				~~~~~~~~~	~~~~~		
003А5Сн	003В5Сн				xxxxxxxx	XXXXXXXX		
003A5Dн	003B5Dн	ID register 15	IDR15		^^^^	~~~~~~		
003А5Ен	003В5Ен	ID register 15	IDK15	(R/W)	~~~~~	~~~~~		
003A5Fн	003B5Fн				XXXXX	XXXXXXXX		
003А60н	003В60н	DLC register 0	DLCR0	(R/W)	XXXX	XXXX		
003A61 н	003B61 н		DLCRU	(11/00)		/////		
003А62н	003В62н	DLC register 1	DLCR1	(R/W)	XXXX	XXXX		
003А63н	003В63н			(13/00)				
003A64н	003B64н	DLC register 2	DLCR2	(R/W)	XXXX	XXXX		
003А65н	003B65 н		DLCKZ	(13/00)				
003А66н	003В66н	DLC register 3	DLCR3	(R/W)	XXXX	XXXX		
003А67 н	003B67 н		DECING	(11/00)				
003A68н	003B68 н	DLC register 4	DLCR4	(R/W)	XXXX			
003A69н	003B69 н		DLOIN4	(11/00)				
003А6Ан	003В6Ан	DLC register 5	DLCR5	(R/W)	XXXX	XXXX		
003А6Вн	003B6Bн		DECING	(11/00)				
003A6Cн	003В6Сн	DLC register 6	DLCR6	(R/W)	XXXX	XXXX		
003A6Dн	003B6Dн		DECINO	(10,00)				
003A6Eн	003В6Ен	DLC register 7	DLCR7	(R/W)	XXXX	XXXX		
003A6Fн	003B6Fн		DLOIN	(11/00)				
003А70н	003В70н	DLC register 8	DLCR8	(R/W)	XXXX	XXXX		
003A71 н	003B71н		DLUKO	([[]/]])				
003А72н	003В72н	DI C register 9			VVVV	vvvv		
003А73н	003В73н	DLC register 9	DLCR9	(R/W)	XXXX	XXXX		
003A74н	003B74н	DLC register 10	DLCR10	(R/W)	XXXX	XXXX		
003A75 н	003B75н		DLOKIU	([\]/\)				

CAN0CAN1Register nameSymbolwriteInitial value003A76i003B76i003B76i003B77i0	Address		Dogiotor nomo	Cumhal	Read/	Initial value		
O03A77+ O03B77+ O03B77+ O03B77+ O03B77+ O03B77+ O03B77+ O03B77+ O03B78+ O03B78+ O03B78+ O03B78+ O03B78+ O03B78+ O03B77+ O12C register 13 DLCR13 (R/W) XXXX XXXX 003A77+ 003B77+ O03B77+ O03B77+ O03B77+ O03B77+ O03B77+ O03B77+ O03B77+ DLC register 14 DLCR14 (R/W) XXXX XXXX 003A75+ 003B77+ O03B77+ O03B77+ DLC register 15 DLCR15 (R/W) XXXX XXXX 003A75 003B77+ O03B77+ Data register 0 (8 bytes) DTR0 (R/W) XXXXXXXX to XXXXXXX XXXXXXXXX 003A88+ 003B87+ 003B87+ D03B87+ Data register 1 (8 bytes) DTR1 (R/W) XXXXXXXX to XXXXXXX 003A9	CAN0	CAN1	Register name	Symbol	write	Initial value		
003A77+1 003B77+1 003B78+1 003B78+1 003B78+1 003B78+1 003B78+1 002C register 12 DLCR12 (R/W) XXXX XXXX 003A70+1 003B70+1 003B70+1 0LC register 13 0LCR13 (R/W) XXXX XXXX 003A7C+1 003B70+1 003B70+1 0LC register 14 0LCR14 (R/W) XXXX XXXX 003A7E+1 003B70+1 003B70+1 0LC register 15 0LCR15 (R/W) XXXX XXXX 003A7E+1 003B70+1 0DLC register 0 (8 bytes) DTR0 (R/W) XXXXXXX to XXXXXXX 003A7E+1 003B7+1 0Data register 0 (8 bytes) DTR0 (R/W) XXXXXXX to XXXXXXXXXXXXXXXXXXXXXXXXXXXX	003A76 н	003B76н	DLC register 11					
O03A79+ O03B79+ OUC register 12 DLCR12 (R/W) XXXX XXXX 003A78+ 003B7A+ O03B7A+ OUC register 13 DLCR13 (R/W) XXXX XXXX 003A70+ 003B7C+ 003B87+	003A77 н	003B77 н		DLCKII	([\\/\\)			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	003A78н	003B78н	DI C register 12		(R/M)			
O03A7B+ O03B7B+ OLC register 13 DLCR13 (R/W) XXXX XXXX 003A7D+ 003B7D+ 003B87+ 003B80+ 003B90+ 003B0+ 003B0+ 003B0+ 003B0+ 003B0+ 00	003A79 н	003B79 н		DLOITZ	(10/00)			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	003А7Ан	003В7Ан	DI C register 13		(P/\\/)			
OO3A7DH O03B7DH DLC register 14 DLCR14 (R/W) XXXX XXXX 003A7DH 003B7DH 003B7EH 0LC register 15 DLCR15 (R/W) XXXX XXXX 003A7EH 003B7FH 003B7FH 0LC register 15 DLCR15 (R/W) XXXX XXXX 003A80H 003B87H 003B87H Data register 0 (8 bytes) DTR0 (R/W) XXXXXXX to XXXXXXX 003A88H 003B88H Data register 1 (8 bytes) DTR1 (R/W) XXXXXXX to XXXXXXX 003A90H 003B90H Data register 2 (8 bytes) DTR2 (R/W) XXXXXXX to XXXXXXX 003A94H to 003B97H Data register 3 (8 bytes) DTR3 (R/W) XXXXXXX to XXXXXXX 003AA0H 003BA0H Data register 4 (8 bytes) DTR4 (R/W) XXXXXXX to XXXXXXXX 003AAA7H 003BA7H Data register 5 (8 bytes) DTR5 (R/W) XXXXXXXX to XXXXXXXXXXXXXXXXXXXXXXXXXXX	003A7Bн	003B7Bн		DLOITIS	(11/11/)			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	003А7Сн	003В7Сн	DI C register 14		(P/M/)			
O03A7FH O03B7FH O03B7FH O03B7FH OD2B7FH DLC register 15 DLCR15 (R/W) XXXX XXXX 003A80H 003B87H Data register 0 (8 bytes) DTR0 (R/W) XXXXXXX to XXXXXXX 003A82H 003B88H to Data register 0 (8 bytes) DTR0 (R/W) XXXXXXX to XXXXXXX 003A84H 003B88H to Data register 1 (8 bytes) DTR1 (R/W) XXXXXXX to XXXXXXXX 003A90H to 003B90H to Data register 2 (8 bytes) DTR2 (R/W) XXXXXXX to XXXXXXXXXXXXXXXXXXXXXXXXXXXX	003A7Dн	003B7Dн		DLCK14	([\\/\\)			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	003А7Ен	003В7Ен	DI C register 15					
to 003A87+to 003B87+Data register 0 (8 bytes)DTR0(R/W)XXXXXX to XXXXXXX003A87+003B87+Data register 1 (8 bytes)DTR1(R/W)XXXXXXX to XXXXXXXXXXXXXXXXXXXXXXXXXXXX	003A7Fн	003B7Fн		DLCRID	(K/VV)			
to 00388FHto 00388FHData register 1 (8 bytes)DTR1(R/W)XXXXXX to XXXXXX to XXXXXXX003A90H to 003B90H to 003897H003B90H to 003897HData register 2 (8 bytes)DTR2(R/W)XXXXXXX to XXXXXXX003A93H to 003898H to 00389FH003898H to 00389FHData register 3 (8 bytes)DTR3(R/W)XXXXXXX to XXXXXXX003A04H to 0038A0H to 003BA7H003BA0H to 003BA7HData register 4 (8 bytes)DTR4(R/W)XXXXXXX to XXXXXXXX003AA8H to 003BA7H003BA8H to 003BCH to 003BCH to 003BCAH to 003BCAH to to 003BCAH toData register 9 (8 bytes)	to	to	Data register 0 (8 bytes)	DTR0	(R/W)	XXXXXXXX to XXXXXXXX		
to 003A87Hto 003B97HData register 2 (8 bytes)DTR2(R/W)XXXXXXX to XXXXXX to XXXXXXX003A98H to 003A9FH003B98H to 003B9FHData register 3 (8 bytes)DTR3(R/W)XXXXXXX to XXXXXXXXXXXXXXXXXXXXXXXXXXXX	to	to	Data register 1 (8 bytes)	DTR1	(R/W)	XXXXXXXX to XXXXXXXX		
to 003A9FHto 003B9FHData register 3 (8 bytes)DTR3(R/W)XXXXXXX to XXXXXX to XXXXXXX003AA0H to 003BA7H003BA0H to 003BA7HData register 4 (8 bytes)DTR4(R/W)XXXXXXX to XXXXXXX003AA7H003BA7HData register 4 (8 bytes)DTR4(R/W)XXXXXXX to XXXXXXX003AA8H to 003BA7H003BA8H to 003BA7HData register 5 (8 bytes)DTR5(R/W)XXXXXXX to XXXXXXX003AB7H003BB7HData register 6 (8 bytes)DTR6(R/W)XXXXXXX to XXXXXXXX003AB8H to 003BB7H003BB8H to 003BB7HData register 7 (8 bytes)DTR7(R/W)XXXXXXX to XXXXXXXXXXXXXXXXXXXXXXXXXXXX	to	to	Data register 2 (8 bytes)	DTR2	(R/W)	XXXXXXXX to XXXXXXXX		
to 003AA7Hto 003BA7HData register 4 (8 bytes)DTR4(R/W)XXXXXXX to XXXXXXX003AA7H003BA7HData register 5 (8 bytes)DTR5(R/W)XXXXXXX to XXXXXXXXXXXXXXXXXXXXXXXXXXXX	to	to	Data register 3 (8 bytes)	DTR3	(R/W)	XXXXXXXX to XXXXXXXX		
to 003AAFHto 003BAFHData register 5 (8 bytes)DTR5(R/W)XXXXXX to XXXXX to XXXXXXX003AB0H to 003B7H003B80H to 003B87HData register 6 (8 bytes)DTR6PTR6(R/W)XXXXXXX to XXXXXXXXX003AB7H003B87HData register 6 (8 bytes)DTR6(R/W)XXXXXXX to XXXXXXXXXXXXXXXXXXXXXXXXXXXX	to	to	Data register 4 (8 bytes)	DTR4	(R/W)	XXXXXXXX to XXXXXXXX		
to 003AB7Hto 003BB7HData register 6 (8 bytes)DTR6(R/W)XXXXXXX to XXXXXXX003AB8H to 003ABFH003B88H to 003BFHData register 7 (8 bytes)DTR7(R/W)XXXXXXX to XXXXXXXXXXXXXXXXXXXXXXXXXXXX	to	to	Data register 5 (8 bytes)	DTR5	(R/W)	XXXXXXXX to XXXXXXXX		
to 003ABFHto 003BBFHData register 7 (8 bytes)DTR7(R/W)XXXXXX to XXXXX to XXXXXXX003AC0H to 003AC7H003BC0H to 003BC7HData register 8 (8 bytes)DTR8(R/W)XXXXXXX to XXXXXXX003AC8H to003BC8H toData register 9 (8 bytes)DTR9(R/W)XXXXXXX to XXXXXXXXXXXXXXXXXXXXXXXXXXXX	to	to	Data register 6 (8 bytes)	DTR6	(R/W)	XXXXXXXX to XXXXXXXX		
to 003AC7HtoData register 8 (8 bytes)DTR8(R/W)XXXXXXX to XXXXXX to XXXXXXX003AC8H003BC8H to003BC8HData register 9 (8 bytes)DTR9(R/W)XXXXXXX to XXXXXXXX	to	to	Data register 7 (8 bytes)	DTR7	(R/W)	XXXXXXXX to XXXXXXXX		
to to Data register 9 (8 bytes) DTR9 (R/W) XXXXXXX to XXXXXXX	to	to	Data register 8 (8 bytes)	DTR8	(R/W)	XXXXXXXX to XXXXXXXX		
	to	to	Data register 9 (8 bytes)	DTR9	(R/W)	XXXXXXXX to XXXXXXXX		

Add	ress	Register name	Symbol	Read/	Initial value
CAN0	CAN1		Symbol	write	
003AD0н to 003AD7н	003BD0н to 003BD7н	Data register 10 (8 bytes)	DTR10	(R/W)	XXXXXXXXX to XXXXXXXX
003AD8н to 003ADFн	003BD8н to 003BDFн	Data register 11 (8 bytes)	DTR11	(R/W)	XXXXXXXX to XXXXXXXX
003АЕ0н to 003АЕ7н	003BE0н to 003BE7н	Data register 12 (8 bytes)	DTR12	(R/W)	XXXXXXXX to XXXXXXXX
003АЕ8н to 003АЕFн	003BE8н to 003BEFн	Data register 13 (8 bytes)	DTR13	(R/W)	XXXXXXXX to XXXXXXXX
003AF0н to 003AF7н	003BF0н to 003BF7н	Data register 14 (8 bytes)	DTR14	(R/W)	XXXXXXXX to XXXXXXXX
003AF8н to 003AFFн	003BF8н to 003BFFн	Data register 15 (8 bytes)	DTR15	(R/W)	XXXXXXXX to XXXXXXXX

■ INTERRUPT SOURCES, INTERRUPT VECTORS, AND INTERRUPT CONTROL REGISTERS

	El ² OS	Int	errup	t vector	Interrupt	Priority	
Interrupt source	compatible	Nun	nber	Address	ICR	Address	*2
Reset	×	#08	08н	FFFFDC _H			High
INT9 instruction	×	#09	09н	FFFFD8H		_	
Exception processing	×	#10	0Ан	FFFFD4 _H			
CAN0 RX	×	#11	0Вн	FFFFD0н		000000 *1	
CAN0 TX/NS	×	#12	0Сн	FFFFCC _H	ICR00	0000B0н *1	
CAN1 RX	×	#13	0Dн	FFFFC8H	ICR01	0000B1н *1	
CAN1 TX/NS	×	#14	0Ен	FFFFC4 _H	ICRUI	UUUUDIH '	
Input capture 0	\bigtriangleup	#15	0Fн	FFFFC0H	ICR02	0000B2н *1	
DTP/external interrupt - ch 0 detected	\bigtriangleup	#16	10н	FFFFBC H	ICRUZ	UUUUDZH ·	
Reload timer 0	\bigtriangleup	#17	11н	FFFFB8H	ICR03	0000B3н *1	
DTP/external interrupt - ch 1 detected	\bigtriangleup	#18	12н	FFFFB4H	ICRUS	0000D3H '	
Input capture 1	\bigtriangleup	#19	13н	FFFFB0H	ICR04	0000B4н *1	
DTP/external interrupt - ch 2 detected	\triangle	#20	14н	FFFFAC H		0000 D4 H	
Input capture 2	\bigtriangleup	#21	15н	FFFFA8H	ICR05	0000B5н *1	
DTP/external interrupt - ch 3 detected	\triangle	#22	16 н	FFFFA4H	ICR05	0000D3H	
Input capture 3	\triangle	#23	17н	FFFFA0H	ICR06	0000B6н *1	
DTP/external interrupt - ch 4/5 detected	\triangle	#24	18 н	FFFF9CH	101100	UUUUDUH	
PPG timer 0	Δ	#25	19 н	FFFF98 _H	ICR07	0000B7н *1	
DTP/external interrupt - ch 6/7 detected	\triangle	#26	1Ан	FFFF94 _H		0000078	
PPG timer 1	\triangle	#27	1Вн	FFFF90H	ICR08	0000B8н *1	
Reload timer 1	\triangle	#28	1Сн	FFFF8CH		UUUUDOH	
PPG timer 2	0	#29	1Dн	FFFF88H	ICR09	0000B9н *1	
Real time clock timer	×	#30	1Ен	FFFF84 _H	ICRU9	0000038	
Free-run timer over flow	×	#31	1Fн	FFFF80H	ICR10	0000BAн *1	
A/D converter conversion end	0	#32	20н	FFFF7CH		UUUUDAH	
Free-run timer clear	×	#33	21н	FFFF78⊦	ICR11	0000BBн *1	T I
Sound generator	×	#34	22н	FFFF74 _H		UUUUBBH	
Time base timer	×	#35	23н	FFFF70H	ICR12	0000BCн*1	T I
Clock timer (sub clock)	×	#36	24н	FFFF6CH		UUUUDCH	
UART 1 RX	O	#37	25н	FFFF68 _H	ICR13	0000BDн*1	
UART 1 TX	Δ	#38	26н	FFFF64 _H		UUUUUH '	
UART 0 RX	O	#39	27н	FFFF60H	ICR14	0000BEн *1	
UART 0 TX	\triangle	#40	28н	FFFF5CH		UUUUDEH '	
Flash memory status	×	#41	29н	FFFF58H		0000RE*1] ♥
Delayed interrupt generator module	×	#42	2Ан	FFFF54н	ICR15 0000BFH *1		Low

- $\odot\,$: Compatible, with EI²OS stop function
- \bigcirc : Compatible
- \bigtriangleup : Compatible when interrupt sources sharing ICR are not in use
- $\times\,$: Not compatible
- *1 : Peripheral functions sharing the ICR register have the same interrupt level.
 - If peripheral functions sharing the ICR register are using expanded intelligent I/O services, one or the other cannot be used.
 - When peripheral functions are sharing the ICR register and one specifies expanded intelligent I/O services, the interrupt from the other function cannot be used.
- *2 : Priority applies when interrupts of the same level are generated.

PERIPHERAL FUNCTIONS

1. I/O Ports

The I/O ports function is to send data from the CPU to be output from I/O pins and load input signals at the I/O pins into the CPU, according to the port data register (PDR). Port input/output at I/O pins can be controlled in bit units by the port direction register (DDR) as required. The following list shows each of the functions as well as the shared peripheral function for each port.

- Port 0 : General purpose I/O port, shared with peripheral functions (external interrupt/UART/PPG)
- Port 1 : General purpose I/O port, shared with peripheral functions (PPG/reload timer/clock timer/ICU)
- Port 3 : General purpose I/O port, shared with peripheral functions (LCD)
- Port 4 : General purpose I/O port, shared with peripheral functions (LCD)
- Port 5 : General purpose I/O port, shared with peripheral functions (External interrupt/CAN/SG)
- Port 6 : General purpose I/O port, shared with peripheral functions (A/D converter)
- Port 7 : General purpose I/O port, shared with peripheral functions (Stepping motor controller)
- Port 8 : General purpose I/O port, shared with peripheral functions (Stepping motor controller)
- Port 9 : General purpose I/O port, shared with peripheral functions (LCD)

(1) List of Functions


Port	Pin name	Input format	Output format	Function	bit15	bit14	bit13	bit12
				General purpose I/O port		_	_	
Port 0	P00/SIN0/INT4 to P07/PPG1			Peripheral function		_	_	
					—	_	_	
				General purpose I/O port	—		P15	P14
Port 1	P10/PPG2 to P15/IN0			Peripheral function			IN0	IN1
		01400		r enprierar function				
Port 3	P36/SEG12 to	CMOS (hysteresis)		General purpose I/O port	P37	P36	_	_
FUILS	P37/SEG13	() 0.0.00.00.0)		Peripheral function	SEG13	SEG12	_	_
Port 4	P40/SEG14 to			General purpose I/O port	—	_	_	_
F0114	P47/SEG21		CMOS	Peripheral function	—	_	_	
				General purpose I/O port	P57	P56	P55	P54
Port 5	P50/INT0 to P57/SGA			Peripheral function	SGA	SGO	RX0	TX0
					—	FRCK	_	
-	P60/AN0 to	Analog		General purpose I/O port	—	_	_	_
Port 6	P67/AN7	CMOS (hysteresis)		Peripheral function	_	_	_	_
Port 7	P70/PWM1P0to			General purpose I/O port	P77	P76	P75	P74
FUIL	P77/PWM2M1			Peripheral function	PWM2M1	PWM2P1	PWM1M1	PWM1P1
Port 8	P80/PWM1P2to	CMOS		General purpose I/O port	—			
FUILO	⁸ P87/PWM2M3 (hysteresis)			Peripheral function				
Port 9	P90/SEG22 to			General purpose I/O port				
10119	P91/SEG23			Peripheral function				


(Continued)

Port	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
					P07	P06	P05	P04	P03	P02	P01	P00
Port 0		_			PPG1	PPG0	SCK1	SOT1	SIN1	SCK0	SOT0	SIN0
					TIN1	TOT1	_		INT7	INT6	INT5	INT4
	P13	P12	P11	P10								
Port 1	IN2	IN3	WOT	PPG2								
		TIN0	ΤΟΤ0									
Port 3												
FUILD												
Port 4		_			P47	P46	P45	P44	P43	P42	P41	P40
					SEG21	SEG20	SEG19	SEG18	SEG17	SEG16	SEG15	SEG14
	P53	P52	P51	P50	—		_			_	_	
Port 5	INT3	INT2	INT1	INT0			_		_	_		
		TX1	RX1				_		_	_	_	
Port 6					P67	P66	P65	P64	P63	P62	P61	P60
FUILO			—		AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0
Port 7	P73	P72	P71	P70								
F OIL 7	PWM2M0	PWM2P0	PWM1M0	PWM1P0	—		_			_	_	
Port 8			—		P87	P86	P85	P84	P83	P82	P81	P80
					PWM2M3	PWM2P3	PWM1M3	PWM1P3	PWM2M2	PWM2P2	PWM1M2	PWM1P2
Port 9	—		P91	P90								
1-0119			SEG23	SEG22								

Note : Port 6 also functions as an analog input pin. When using this port as a general purpose port, always write "0" to the corresponding analog input enable register (ADER) bit. The ADER bit is initialized to "1" at reset.

(2) Block Diagrams





2. Watchdog Timer/Time Base Timer/Clock Timer

The watchdog timer, timer base timer, and clock timer have the following circuit configuration.

- Watchdog timer : Watchdog counter, control register, watchdog reset circuit
- Time base timer : 18-bit timer, interval interrupt control circuit
- Clock timer : 15-bit timer, interval interrupt control circuit

(1) Watchdog timer function

The watchdog timer is composed of a 2-bit watchdog counter that uses the carry signal from the 18-bit time base timer or 15-bit clock timer as a clock source, plus a control register and watchdog reset control circuit.

After startup, this function will reset the CPU if not cleared within a given time.


(2) Time base timer function

The time base timer is an 18-bit free-run counter (time base counter) synchronized with the internal count clock (base oscillator divided by 2), with an interval timer function providing a selection of four interval times. Other functions include a timer output for an oscillator stabilization wait time and clock feed to the watchdog timer or other operating clocks. Note that the time base timer uses the main clock regardless of the setting of the MCS bit or SCS bit in the CKSCR register.

(3) Clock timer function

The clock timer provides functions including a clock source for the watchdog timer, a sub clock base oscillator stabilization wait timer, and an interval timer to generate an interrupt at fixed intervals. Note that the clock timer uses the sub clock regardless of the setting of the MCS bit or SCS bit in the CKSCR register.

• Block Diagram



3. Input Capture

This circuit is composed of a 16-bit free-run timer and four 16-bit input capture circuits.

(1) Input capture (\times 4)


The input capture circuits consist of four independent external input pins and corresponding capture registers and control registers. When the specified edge of the external signal input (at the input pin) is detected, the value of the 16-bit free-run timer is saved in the capture register, and at the same time an interrupt can also be generated.

- The valid edge (rising edge, falling edge, both edges) of the external signal can be selected.
- The four input capture circuits can operate independently.
- The interrupt can be generated from the valid edge of the external input signal.

(2) 16-bit free-run timer (\times 1)

The 16-bit free-run timer is composed of a 16-bit up-counter, control register, 16-bit compare register, and prescaler. The output values from this counter are used as the base time for the input capture circuits.

- The counter clock operation can be selected from 8 options. The eight internal clock settings are φ, φ/2, φ/4, φ/8, φ/16, φ/32, φ/64, φ/128 where φ represents the machine clock cycle.
- Interrupts can be generated from overflow events, or from compare match events with the compare register. (Compare match operation requires a mode setting.)
- The counter value can be initialized to "0000H" by a reset, soft clear, or a compare match with the compare register.



(3) Block diagram

4. 16-bit Reload Timer

The 16-bit reload timer can either count down in synchronization with three types of internal clock signals in internal clock mode, or count down at the detection of the designated edge of an external signal. The user may select either function. This timer defines a transition from 0000_{H} to FFFF_H as an underflow event. Thus an underflow occurs when counting from the value [Reload register setting + 1].

A selection of two counter operating modes are available. In reload mode, the counter is reset to the count value and continues counting after an underflow, and in one-shot mode the count stops after an underflow. The counter can generate an interrupt when an underflow occurs, and is compatible with the expanded intelligent I/O services (EI²OS).

(1) 16-bit Reload timer operating modes

Clock mode	Counter mode	16-bit reload timer operation	
	Reload mode	Soft trigger operation	
Internal clock mode	One-shot mode	External trigger operation External gate input operation	
Event count mode	Reload mode	Soft trigger operation	
(external clock mode)	One-shot mode	Son ingger operation	

(2) Internal clock mode

One of three input clocks is selected as the count clock, and can be used in one of the following operations. • Soft trigger operation

When "1" is written to the TRG bit in the timer control status register (TMCSR0/1), the count operation starts. Trigger input at the TRG bit is normally valid with an external trigger input, as well as an external gate input.

• External trigger operation

Count operation starts when a selected edge (rising, falling, both edges) is input at the TIN0/1 pin.

• External gate input operation Counting continues as long as the selected signal level ("L" or "H") is input at the TIN0/1 pin.

(3) Event count mode (External clock mode)

In this mode a down count event occurs when a selected valid edge (rising, falling, both edges) is input at the TIN0/1 pin. This function can also be used as an interval timer when an external clock with a fixed period is used.

(4) Counter operation

Reload mode

In down count operation, when an underflow event (transition from " 0000_{H} " to "FFFF_H") occurs, the set count value is reloaded and count operation continues. The function can be used as an interval timer by generating an interrupt request at each underflow event. Also, a toggle waveform that inverts at each underflow can be output from the TOT0/1 pin.


Counter clock	Counter clock period	Interval time	
	2¹/ϕ (0.125 μs)	0.125 μs to 8.192 ms	
Internal clock	2³/ϕ (0.5 μs)	0.5 μs to 32.768 ms	
	2 ⁵ /φ (2.0 μs)	2.0 μs to 131.1 ms	
External clock	ernal clock $2^{3}/\phi$ or greater (0.5 µs) 0.5 µs or greater		

 ϕ : Machine clock cycle. Figures in () are values at machine clock frequency 16 MHz.

(5) One-shot mode

In down count operation, the count stops when an underflow event (transition from " 0000_{H} " to "FFFF_H") occurs. This function can generate an interrupt at each underflow. While the counter is operating, a rectangular wave form indicating that the count is in progress can be output form the TOT0 and TOT1 pins.


(6) Block diagram



5. Real Time Clock Timer

The real time clock timer is composed of a real time clock timer control register, sub second data register, second/ minute/hour data registers, 1/2 clock divider, 21-bit prescaler and second/minute/hour counters. Because the MCU oscillation frequency operates on a given real time clock timer operation, a 4 MHz frequency is assumed. The real time clock timer operates as a real world timer and provides real world time information.

Block diagram



6. PPG Timer

The PPG timer consists of a prescaler, one 16-bit down-counter, 16-bit data register with buffer for period setting, and 16-bit compare register with buffer for duty setting, plus pin control circuits.

The timer can output pulses synchronized with an externally input soft trigger. The period and duty of the output pulse can be adjusted by rewriting the values in the two 16-bit registers.

(1) PWM function

Programmable to output a pulse, synchronized with a trigger.

Can also be used as a D/A converter with an external circuit.

(2) One-shot function

Detects the edge of a trigger input, and outputs a single pulse.

(3) Pin control

- Set to "1" at a duty match (priority) .
- Reset to "0" at a counter borrow event
- Has a fixed output mode to output a simple all "L" (or "H") signal.
- Polarity can be specified

(4) 16-bit down counter


- Select from four types of counter operation clocks. Four internal clocks (φ, φ/4, φ/16, φ/64) φ : Machine clock cycles.
- The counter value can be initialized to "FFFFH" at a reset or counter borrow event.

(5) Interrupt requests

- Timer startup
- Counter borrow event (period match)
- Duty match event
- Counter borrow event (period match) or duty match event

(6) Multiple channels can be set to start up at an external trigger, or to restart during operation.


(7) Block diagram



7. Delayed Interrupt Generator Module

The delayed interrupt generator module is a module that generates interrupts for task switching. This module makes it possible to use software to generate/cancel interrupt requests to the F²MC-16LX CPU.

Block diagram



8. DTP/External Interrupt Circuit

The DTP (Data transfer peripheral) /external interrupt circuit is located between an externally connected peripheral device and the $F^2MC-16LX$ CPU and sends interrupt requests or data transfer requests generated from the peripheral device to the CPU, thereby generating external interrupt requests or starting the expanded intelligent I/O services (EI²OS).

(1) DTP/external interrupt function


The DTP/external interrupt function uses a signal input from the DTP/external interrupt pin as a startup source. And it is accepted by the CPU by the same procedure as a normal hardware interrupt, and can generate an external interrupt or start the expanded intelligent I/O service (EI²OS).

When the interrupt is accepted by the CPU, if the corresponding expanded intelligent I/O service (El²OS) is prohibited the interrupt operates as an external interrupt function and branches to an interrupt routine. If the El²OS is permitted the interrupt functions as a DTP function, using El²OS for automatic data transfer, then branching to an interrupt routine after the completion of the specified number of data transfers.

	External interrupt	DTP function			
Input pins	8 pins (P50/INT0 to P53/INT3, P00/INT4	to P03 INT7)			
	Request level setting register (ELVR) sets the detection level, or selected edge for each pin				
Interrupt sources	"H" level/ "L" level/ rising edge/falling edge input	"H" level/ "L" level input			
Interrupt numbers	#16 (10н) , #18 (12н) , #20 (14н) , #22 (16	бн) , #24 (18н) , #26 (1Ан)			
Interrupt control	DTP/interrupt enable register (ENIR) permits/prohibits interrupt request output				
Interrupt flags	DTP/interrupt enable register (EIRR) stor	es interrupt sources			
Process selection	When El ² OS prohibited (ICR : ISE = 0) When El ² OS is enabled (ICR : ISE =				
Processing	Branch to external interrupt processing routine	EI ² OS performs automatic data transfer, then after a specified number of cycles, branches to an interrupt routine			

ICR : Interrupt control register

(2) Block diagram



9. 8/10-bit A/D Converter

The 8/10-bit A/D converter has functions for using RC sequential comparator conversion format to convert analog input voltage into 10-bit or 8-bit digital values. The input signal is selected from 8-channel analog input pins, and the conversion start can be selected from three types : by software, 16-bit reload timer 1 or a trigger input from an external signal pin.

(1) 8/10-bit A/D converter functions


The A/D converter takes analog voltage signals (input voltage) input at analog input pins, and converts these to digital values, providing the following features.

- Minimum conversion time is 6.13 μs (at machine clock frequency of 16 MHz, including sampling time) .
- Minimum sampling time is $3.75 \,\mu s$ (at machine clock 16 MHz)
- The conversion method is an RC sequential conversion in comparison with a sample hold circuit.
- Either 10-bit or 8-bit resolution can be selected.
- The analog input pin can select from 8 channels by a program setting.
- At completion of A/D conversion, an interrupt request can be generated, or El²OS can be started.
- Because the conversion data protection function operates in an interrupt enabled state, no data is lost even in continuous conversion.
- The conversion start source may be selected from : software, 16-bit reload timer 1 (rising edge) , or external trigger input (falling edge) .

Conversion mode	Single conversion operation	Scan conversion operation		
Single conversion mode	Converts the specified channel (1 channel only) one time, then stops.	Converts multiple consecutive channels (u to 8 channels may be specified) one time, then stops.		
Continuous conversion modeConverts the specified channel (1 channel only) repeatedly.		Converts multiple consecutive channels (up to 8 channels may be specified) repeatedly.		
Stop conversion mode	Converts the specified channel (1 channel only) one time, then pauses, waits until the next start is applied.	Converts multiple consecutive channels (up to 8 channels may be specified), however pauses after conversion of each channel, waits until the next start is applied.		

Three conversion modes are available

(2) Block diagram



10. UART

The UART is a general purpose serial data communication interface for synchronous communication, or asynchronous (start-stop synchronized) communication with external devices. Functions include normal bi-directional functions, as well as master/slave type communication functions (multi-processor mode : master side only supported).

(1) UART Functions

The UART is a general purpose serial data communication interface for sending and receiving of serial data with other CPU's or peripheral devices, and provides the following functions.

	Functions
Data buffer	Full duplex double buffer
Transfer modes	Clock synchronous (no start/stop bits)Clock asynchronous (start-stop synchronized)
Baud rate	 Exclusive baud rate generator provides a selection of 8 rates External clock input enabled Internal clock (can use internal clock feed from 16-bit reload timer)
Data length	7-bit (asynchronous normal mode only)8-bit
Signal type	NRZ (Non return to zero)
Receiving error detection	 Framing errors Overrun errors Parity errors (not enabled in multiprocessor mode)
Interrupt request	 Receiving interrupt (receiving completed, receiving error detection) Sending interrupt (sending completed) Sending/receiving both compatible with expanded intelligent I/O services (EI²OS)
Master/slave type communication function (multi-processor mode)	1 (master) -to-n (slave) communication enabled (only master side supported) .

Note : The UART in clock synchronous transfer does not add start bits or stop bits, but transfers data only.


	Operating mode	Data length		Synchronization	Stop bit length	
	No parity		Parity	Synchronization		
0	Normal mode	7-bit or 8-bit		Asynchronous	1-bit or 2-bit *2	
1	Multi-processor mode	8 + 1 *1 —		Asynchronous		
2	Normal mode	8 —		Synchronous	None	

— : Setting not available

*1 : "+" indicates an address/data selection bit (A/D) for communication control.

*2 : In receiving only one stop bit is detected.

(2) Block diagram



11. CAN Controller


The CAN controller is a self-contained module within a 16-bit microcomputer ($F^2MC-16LX$). The CAN (controller area network) controller is the standard protocol for serial transmissions among automotive controllers and is widely used in the industry.

(1) CAN controller features

The CAN controller has the following features.

- Conforms to CAN specifications version 2.0 A and B.
 Supports sending and receiving in standard frame and expanded frame format.
- Supports data frame sending by means of remote frame receiving.
- 16 sending/receiving message buffers
 29-bit ID and 8-byte data
 Multi-level message buffer configuration
- Supports full bit compare, full bit mask as well as partial bet mask filtering.
- Provides two receiving mask registers for either standard frame or expanded frame format.
- Bit speed programmable from 10 KB/s to 1 MB/s (at machine clock 16 MHz)
- CAN WAKE UP function
- The MB90420G (A) series has a two-channel built-in CAN controller. The MB90425G (A) series has a 1-channel built-in CAN controller.

(2) Block diagram



12. LCD Controller/Driver

The LCD controller/driver has a built-in 16×8 -bit display data memory, and controls the LCD display by means of four common outputs and 24 segment outputs. A selection of three duty outputs are available. This block can drive an LCD (liquid crystal display) panel directly.

(1) LCD controller/driver functions

The LCD controller/driver provides functions for directly displaying the contents of display data memory (display RAM) on the LCD panel by means of segment output and common output.

- LCD drive voltage divider resistance is built-in. External divider resistance can also be connected.
- Up to 4 common outputs (COM0 to COM3) and 24 segment outputs (SEG0 to SEG23) can be used.
- 16-byte display data memory (display RAM) is built-in.
- The duty can be selected at 1/2, 1/3, 1/4 (limited by bias setting) .
- Drives the LCD directly.


Bias	1/2 duty	1/3 duty	1/4 duty		
1/2 bias	0	×	×		
1/3 bias	×	0	0		

 \bigcirc : Recommended mode

 $\times\,$: Use prohibited

Note : When the SEG12 to SEG23 pins have been selected as general purpose ports by the LCRH setting, they cannot be used for segment output.

(2) Block diagram



13. Low voltage/Program Looping Detection Reset Circuit

The Low voltage detection reset circuit is a function that monitors power supply voltage in order to detect when a voltage drops below a given voltage level. When a low voltage condition is detected, an internal reset signal is generated.

The Program Looping detection reset circuit is a count clock with a 20-bit counter that generates an internal reset signal if not cleared within a given time after startup.

(1) Low voltage detection reset circuit

Detection voltage	
$4.0 \text{ V} \pm 0.3 \text{ V}$	

When a low voltage condition is detected, the low voltage detection flag (LVRC : LVRF) is set to "1" and an internal reset signal is output.

Because the low voltage detection circuit continues to operate even in stop mode, detection of a low voltage condition generates an internal reset and releases stop mode.

During an internal RAM write cycle, an internal reset is generated after the completion of writing. During the output of this internal reset, the reset output from the low voltage detection circuit is suppressed.

(2) Program Looping detection reset circuit

The Program Looping detection reset circuit is a counter that prevents program looping. The counter starts automatically after a power-on reset, and must be continually cleared within a given time. If the given time interval elapses and the counter has not been cleared, a cause such as infinite program looping is assumed and an internal reset signal is generated. The internal reset generated form the Program Looping detection circuit has a width of 5 machine cycles.

Interval duration	Number of oscillation clock cycles		
Approx. 262 ms *	2 ²⁰ cycles		


* : This value assumes an oscillation clock speed of 4 MHz.


During recovery from standby mode the detection period is the maximum interval plus 20 μ s.

This circuit does not operate in modes where CPU operation is stopped.

The Program Looping detection reset circuit counter is cleared under any of the following conditions.

- 1. Writing "0" to the LVRC register CL bit
- 2. Internal reset
- 3. Main oscillation clock stop
- 4. Transition to sleep mode
- 5. Transition to time base timer mode or clock mode
- 6. Start of hold






14. Stepping Motor Controller

The stepping motor controller is composed of two PWM pulse generators, four motor drivers and selector logic circuits.

The four motor drivers have a high output drive capacity and can be directly connected to the four ends of two motor coils. They are designed to operate together with the PWM pulse generators and selector logic circuits to control motor rotation. A synchronization mechanism assures synchronization of the two PWM pulse generators.


• Block diagram



15. Sound Generator

The sound generator is composed of a sound control register, frequency data register, amplitude data register, decrement grade register, tone count register, PWM pulse generator, frequency counter, decrement counter, and tone pulse counter.

• Block diagram




16. Address Match Detect Function

If the address setting is the same as the ROM correction address register, an INT9 instruction is executed. The ROM correction function can be implemented by processing the INT9 interrupt service routine.

Two address registers are used, each with its own compare enable bit. When there is a match between the address register and program counter, and the compare enable bit is set to "1", the INT9 instruction is forcibly executed by the CPU.


Block diagram



17. ROM Mirror Function Select Module

The ROM mirror function select module uses a select register setting to enable the contents of ROM allocated to the FF bank to be viewed in the 00 bank.

Block diagram



ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

 $(V_{SS} = AV_{SS} = DV_{SS} = 0 V)$

Parameter	Symbol	Rating		Unit	Remarks		
Parameter	Symbol	Min.	Max.	Unit	itemarks		
	Vcc	Vss - 0.3	Vss + 6.0	V			
Devuer events velte se	AVcc	Vss - 0.3	Vss + 6.0	V	AVcc = Vcc*1		
Power supply voltage	Vavrh	Vss - 0.3	Vss + 6.0	V	AVcc ≥ Vavrh		
	DVcc	Vss - 0.3	Vss + 6.0	V	DVcc = Vcc*1		
Input voltage	Vi	Vss - 0.3	Vcc + 0.3	V			
Output voltage	Vo	Vss - 0.3	Vcc + 0.3	V			
Clamp current		-2.0	2.0	mA			
"L"level maximum		—	15	mA	Other than P70-P77, P80-P87		
output current*2	IOL2	—	40	mA	P70-77, P80-87		
"L"level average output	OLAV1	—	4	mA	Other than P70-P77, P80-P87		
current*3	IOLAV2	_	30	mA	P70-77, P80-87		
"L"level maximum total output current	Σlol1	—	100	mA	Other than P70-P77, P80-P87		
	Σ IOL2	—	330	mA	P70-77, P80-87		
"L"level average total	Σ Iolavi	—	50	mA	Other than P70-P77, P80-P87		
output current	Σ Iolav2	—	250	mA	P70-77, P80-87		
"H"level maximum	І он1 ^{*2}	—	-15	mA	Other than P70-P77, P80-P87		
output current	І он2 ^{*2}	_	-40	mA	P70-77, P80-87		
"H"level average	Іонаv1* ³	—	-4	mA	Other than P70-P77, P80-P87		
output current	онаv2*3	—	-30	mA	P70-77, P80-87		
"H"level maximum	ΣІон1	—	-100	mA	Other than P70-P77, P80-P87		
total output current	ΣІон2		-330	mA	P70-77, P80-87		
"H"level average total	Σ Ι ΟΗΑV1 ^{*4}	—	-50	mA	Other than P70-P77, P80-P87		
output current	Σ Ι ΟΗΑV2 ^{*4}	—	-250	mA	P70-77, P80-87		
Power consumption	PD		500	mW			
Operating temperature	TA	-40	+105	°C			
Storage temperature	Тѕтс	-55	+150	°C			

*1 : Care must be taken to ensure that AV_{CC} and DV_{CC} do not exceed V_{CC} at power-on etc.

*2 : Maximum output current is defined as the peak value of the current of any one of the corresponding pins.


- *3 : Average output current is defined as the value of the average current flowing over 100 ms at any one of the corresponding pins. The "average value" can be calculated from the formula of "operating current" times "operating factor".
- *4 : Average total output current is defined as the value of the average current flowing over 100 ms at all of the corresponding pins. The "average value" can be calculated from the formula of "operating current" times "operating factor".
- WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

(Vss = DVss = AVss = 0.0 V)

Parameter	Symbol	Value		Unit	Remarks
Falameter	Symbol	Min.	Max.	Unit	Remarks
	Vcc	4.5	5.5	V	In normal operation: (MB90F428G/F428GA, MB90428G/428GA, MB90427G/427GA)
Power supply voltage	AVcc DVcc	3.0	5.5	V	Holding stop operation status (MB90F428G, MB90428G, MB90427G)
		4.5	5.5	V	Holding stop operation status (MB90F428GA, MB90428GA, MB90427GA)
Smoothing capacitor*	Cs	0.1	1.0	μF	Use a ceramic capacitor or other capacitor of equivalent frequency characteristics. A smoothing capacitor on the $V_{\rm CC}$ pin should have a capacitance greater than Cs.
Operating temperature	TA	-40	+105	°C	

*: For smoothing capacitor Cs connections, see the illustration below.



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

			(Vcc = 5.0 V±1	0%, Vss =		$vss = 0.0$ \	/, IA = -	–40 °C to +105 °C)
Parameter	Symbol	Pin	Conditions	ļ,	Value			Remarks
	^r nai	name		Min.	Тур.	Max.		
"H"level input voltage	Vihs		_	0.8 Vcc		Vcc + 0.3	V	CMOS hysteresis input pin*1
input voltage	Vінм	—	—	Vcc-0.3		Vcc + 0.3	V	MD pin ^{*2}
"L"level input voltage	Vils		—	Vss - 0.3		0.6 Vcc	V	CMOS hysteresis input pin*1
input voltage	VILM	—	—	$V_{\text{SS}} - 0.3$		Vss + 0.3	V	MD pin*2
			Operating frequency		45	72	mA	MB90F428G/GA MB90F423G/GA
	Icc	c F _{CP} = 16 MHz, normal operation	-		38	61	mA	MB90428G/GA MB90427G/GA MB90423G/GA
			Operating frequency $F_{CP} = 16 \text{ MHz},$ sleep mode		15	24	mA	MB90F428G/GA MB90F423G/GA
	Iccs			_	13	21	mA	MB90428G/GA, MB90427G/GA MB90423G/GA
Power supply current*3	Істѕ	Vcc	Operating frequency $F_{CP} = 2 MHz$, time base timer mode	_	0.75	1.0	mA	
	lcc∟		Operating frequency $F_{CP} = 8 \text{ kHz}, T_A = 25 \text{ °C},$ subclock operation	—	0.35	0.7	mA	
	Iccls		Operating frequency $F_{CP} = 8 \text{ kHz}, T_A = 25 \text{ °C},$ sub sleep operation	—	40	100	μΑ	
	Ісст		Operating frequency $F_{CP} = 8 \text{ kHz}, T_A = 25 \text{ °C},$ clock mode		40	100	μΑ	

(Vcc = 5.0 V \pm 10%, Vss = DVss = AVss = 0.0 V, T_A = -40 °C to +105 °C)

*1 : All input pins except X0, X0A, MD0, MD1, MD2 pins.

*2 : MD0, MD1, MD2 pins.

*3 : Current values are provisional, and may be changed without prior notice for purposes of characteristic improve ment, etc. Supply current values assume external clock feed from the 1 pin and X1A pin. Users must be aware that supply current levels differ depending on whether an external clock or oscillator is useed.

(Continued)

(Continued)

Deremeter	Sym	Din nomo	Conditions		Value		Unit	Domorko
Parameter	bol	Pin name	Conditions	Min.	Тур.	Max.	Unit	Remarks
Power supply	Іссн	Vcc	T₄ = 25 °C,		5	20	μΑ	MB90F428G MB90F423G MB90428G MB90427G MB90423G
current *3	ICCH	Vic	stop mode		40	100	μΑ	MB90F428GA MB90F423GA MB90428GA MB90427GA MB90423GA
Input leakage current	IιL	All input pins	$V_{CC} = DV_{CC} = AV_{CC} = 5.5 V$ $V_{SS} < V_{I} < V_{CC}$	-5	—	5	μA	
Input capacitance 1	CIN1	Other than Vcc, Vss, DVcc, DVss, Avcc, Avss, C, P70 to P77, P80 to P87			5	15	pF	
Input capacitance 2	CIN2	P70 to P77, P80 to P87			15	45	pF	
Pull-up resistance	Rup	RST, MD0, MD1	_	25	50	100	kΩ	
Pull-down resistance	Rdown	MD2	—	25	50	100	kΩ	
Output H voltage 1	Vон1	Other than P70 to P77, P80 to P87	Vcc = 4.5 V Іон = -4.0 mA	Vcc – 0.5		_	V	
Output H voltage 2	Vон2	P70 to P77, P80 to P87	V _{CC} = 4.5 V Іон = -30.0 mA	Vcc – 0.5		_	V	
Output L voltage 1	Vol1	Other than P70 to P77, P80 to P87	Vcc = 4.5 V Io∟ = 4.0 mA	_		0.4	V	
Output L voltage 2	Vol2	P70 to P77, P80 to P87	Vcc = 4.5 V Io∟ = 30.0 mA			0.5	V	

(Vcc = 5.0 V±10%, Vss = DVss = AVss = 0.0 V, T_A = -40 °C to +105 °C)

*3: Current values are provisional, and may be changed without prior notice for purposes of characteristic improve ment, etc. Supply current values assume external clock feed from the 1 pin and X1A pin. Users must be aware that supply current levels differ depending on whether an external clock or oscillator is useed.

(Continued)

(Continued)


Paramotor	Parameter Symbol Pin name	Conditions		Value		Unit	Remarks	
Falameter	Symbol		Conditions	Min.	Тур.	Max.	Unit	Reinarks
Large current output drive capacity variation 1	ΔVон2	PWM1Pn, PWM1Mn, PWM2Pn, PWM2Mn, n = 0 to 3	$V_{CC} = 4.5 V$ IoH = 30.0 mA VoH2 maximum variation	0	_	90	mV	*4
Large current output drive capacity variation 2	ΔV ol2	PWM1Pn, PWM1Mn, PWM2Pn, PWM2Mn, n = 0 to 3	Vcc = 4.5 V Іон = 30.0 mA VoL2 maximum variation	0	_	90	mV	*4
LCD divider resistance	RLCD	V0 to V1, V1 to V2, V2 to V3		50	100	200	kΩ	
COM0 to COM3 output imped- ance	R∨сом	COMn (n = 0 to 3)			_	2.5	kΩ	
SEG0 to SEG3 output imped- ance	Rvseg	SEGn (n = 00 to 23)			_	15	kΩ	
LCD leakage current	Ilcdc	V0 to V3 COMm (m = 00 to 23) SEGn (n = 00 to 23)		-5.0		+5.0	kΩ	


*4 : Defined as maximum variation in VOH2/VOL2 with all channel 0 PWM1P0/PWM1M0/PWM2P0/PWM2M0 simultaneously ON. Similarly for other channels.


4. AC Characteristics

(1) Clock timing		(V	cc = 5.0 V	±10%, Vs	ss = DVss	= AVss =	= 0.0 V	, $T_A = -40 ^{\circ}C \text{ to } +105 ^{\circ}C$)
Parameter	Symbol	Pin name	Condi-		Value		Unit	Remarks
Farameter	Symbol	Finname	tions	Min.	Тур.	Max.	Unit	Remarks
Base oscillation	Fc	X0, X1			4		MHz	
clock frequency	FLC	X0A, X1A			32.768		kHz	
Base oscillation	t CYL	X0, X1			250		ns	
clock cycle time	t LCYL	X0A, X1A			30.5		μs	
Input clock pulse width	Рwн, Pwl	X0		10	_		ns	Use duty ratio of 40 to 60% as a guideline
	PWLH, PWLL	X0A			15.2		μs	
Input clock rise, fall time	tcr, tcf	X0, X0A		_	_	5	ns	With external clock signal
Input operating clock frequency	Fcp	_		2	_	16	MHz	Using main clock, PLL clock
CIOCK ITEQUEIICY	FLCP				8.192		kHz	Using sub clock
Input operating	tcp	_		62.5	_	500	ns	Using main clock, PLL clock
clock cycle time	t LCP				122.1		μs	Using sub clock
Frequency variability ratio* (locked)	Δf					5	%	

*: The frequency variability ratio is the maximum proportion of variation from the set central frequency using a multiplier in locked operation.








The MB90F428GA, MB90F423GA, MB90428GA, MB90427GA, and MB90423GA enter reset mode at supply voltage below 4 V \pm 0.3 V.

Relation between oscillator clo	lock frequency and internal	operating clock frequency

		Internal operating clock frequency							
		PLL clock							
		Main clock	$\begin{array}{c} \text{Multiplier} \\ \times \text{1} \end{array}$	$\begin{array}{c} \textbf{Multiplier} \\ \times \textbf{2} \end{array}$	$\begin{array}{c} \textbf{Multiplier} \\ \times \textbf{3} \end{array}$	$\begin{array}{c} \text{Multiplier} \\ \times \text{4} \end{array}$			
Oscillation clock frequency	4 MHz	2 MHz		8 MHz	12 MHz	16 MHz			

• Sample oscillator circuit

Oscillator element manufacturer	Oscillator	Frequency	C1	C2	R
TBD	TBD	4 MHz	TBD	TBD	TBD




AC ratings are defined for the following measurement reference voltage values:

 Input signal w 	vaveform	Output signal waveform
Hysteresis input pi	in	Output pin
0.0 000		2.4 V 0.8 V

(2) Reset input


	$(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ V}_{SS} = \text{AV}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40 ^{\circ}\text{C} \text{ to } +105 ^{\circ}\text{C})$											
Parameter	Symbol	Pin name	Conditions	Va	lue	Unit	Remarks					
Falameter	Symbol			Min.	Max.	Onit						
Reset input time	t rstl	RST		16 tcp	_	ns						



(3) Power-on reset, power on conditions

 $(V_{ss} = 0.0 \text{ V}, T_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +105 \text{ }^{\circ}\text{C})$

Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks	
Falanietei	Symbol	name	Conditions	Min.	Max.	Unit	ixemark5	
Power supply rise time	tR			0.05	30	ms		
Power supply start voltage	Voff	Vcc			0.2	V		
Power supply attained voltage	Von	VCC		2.7	_	V		
Power supply cutoff time	toff			50		ms	For repeat operation	




(4) UART0, UART1 timing

	$(V_{CC} = 5.0 V \pm 10\%, V_{SS} = AV_{SS} = 0.0 V, T_{A} = -40 C (0 + 105 C)$												
Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks						
	Symbol	1 m name	Conditions	Min.	Max.	Onit	Kennarka						
Serial clock cycle time	tscyc	SCK0, SCK1		8 t cp		ns							
SCK fall to SOT delay time	t slov	SCK0, SCK1 SOT0, SOT1		-80	80	ns	Internal shift clock mode output pin C∟ =						
Valid SIN to SCK rise	t ivsh	SCK0, SCK1		100	_	ns	80 pF + 1∙TTL						
SCK rise to valid SIN hold time	t shix	SIN0, SIN1		60	_	ns							
Serial clock "H" pulse width	t shsl	SCK0, SCK1		4 t _{CP}	_	ns							
Serial clock "L" pulse width	t s∟sн	30K0, 30K1		4 t CP	_	ns	External shift						
SCK fall to SOT delay time	t slov	SCK0, SCK1 SOT0, SOT1			150	ns	clock mode output pin C∟ =						
Valid SIN to SCK rise	t ivsh	SCK0, SCK1		60	_	ns	80 pF + 1∙TTL						
SCK rise to valid SIN hold time	t sнix	SIN0, SIN1		60		ns							

(Vcc = 5.0 V \pm 10%, Vss = AVss = 0.0 V, T_A = -40 °C to +105 °C)


Notes : • AC ratings are for CLK synchronous mode.

• CL is load capacitance connected to pin during testing.



(5) Timer input timing


	$(V_{cc} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = -40 ^{\circ}\text{C} \text{ to} + 105 ^{\circ}\text{C})$											
Parameter	Symbol Pin name	Din nome	Conditions	Va	lue	Unit	Remarks					
		Conditions	Min.	Max.	Unit	Nemarks						
Input pulse width	tтıwн tтıw∟	TIN0, TIN1, IN0, IN1, IN2, IN3,	_	4 tcp		ns						



(6) Trigger input timing


(Vcc = 5.0 V±10%, Vss = AVss = 0.0 V, T_A = -40 °C to +105 °C)

Parameter	Symbol Pin name		Conditions	Va	ue	Unit	Remarks
Farameter	Symbol	Finnanie	Conditions	Min.	Max.	Unit	itema ks
Input pulse width	t trgl	IRQ0 to IRQ7		5 tcp		ns	



(7) Low voltage detection

					(Vss = A')	√ss = 0.0 V	$', T_{A} = -40$	0 °C to +105 °C)
Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min.	Тур.	Max.	Unit	Remarks
Detection voltage	Vdl	Vcc		3.7	4.0	4.3	V	During voltage drop
Hysteresis width	VHYS	Vcc		0.1			V	During voltage rise
Power supply voltage fluctuation ratio	dV/dt	Vcc		-0.1		0.02	V/µs	
Detection delay time	td					35	μs	



5. A/D Conversion Block

(1) Electrical Characteristics

$(Vcc = AVcc = 5.0 V \pm 10\%)$, $Vss = AVss = 0.0 V$, $T_A =$	-40 °C to +105 °C)
---------------------------------	----------------------------------	--------------------

Deremeter	Symbol	Din nomo		Value		Unit	Remarks
Parameter	Symbol	Pin name	Min.	Тур.	Max.	Unit	Remarks
Resolution			_		10	bit	
Total error			_		±5.0	LSB	
Non-linear error					±2.5	LSB	
Differential linear error		—			±1.9	LSB	
Zero transition voltage	Vот	AN0 to AN7	AVss – 3.5 LSB	AVss + 0.5 LSB	AVss + 4.5 LSB	V	1 LSB = (AVRH – AVss)
Full scale transition voltage	Vfst	AN0 to AN7	AVRH – 6.5 LSB	AVRH – 1.5 LSB	AVRH + 1.5 LSB	V	/ 1024
Sampling time	t smp		2.000			μs	*1
Compare time	t CMP		4.125			μs	*2
A/D conversion time	t CNV	—	6.125	_		μs	*3
Analog port input current	Iain	AN0 to AN7	_		10	μΑ	$V_{\text{AVSS}} = V_{\text{AIN}} = V_{\text{AVCC}}$
Analog input current	VAIN	AN0 to AN7	0		AVRH	V	
Reference voltage	AVR+	AVRH	3.0		AVcc	V	
Power supply current	la	AVcc	_	2.3	6.0	mA	
	Іан	Ανιι	_	_	5	μΑ	*4
Reference voltage feed	IR	AVRH	200	400	600	μA	$V_{AVRH} = 5.0 V$
current	Iгн	AVRH			5	μA	*4
Inter-channel variation	_	AN0 to AN7			4	LSB	


*1 : At $F_{CP} = 16$ MHz, $t_{SMP} = 32 \times t_{CP} = 2.000$ (µs).

*2 : At $F_{CP} = 16$ MHz, $t_{CMP} = 66 \times t_{CP} = 4.125$ (µs).

- *3 : Equivalent to conversion time per channel at $F_{CP} = 16$ MHz, and selection of $t_{SMP} = 32 \times t_{CP}$ and $t_{CMP} = 32 \times t_{CP}$
- *4 : Defined as supply current (when Vcc = AVcc = AVRH = 5.0 V) with A/D converter not operating, and CPU in stop mode.

Notes : •The relative error increases as AVRH is reduced.

- •The output impedance (rs) on the external analog input circuit should be used as follows.
 - External circuit output impedance $rs = 5 k\Omega max$.
- •If the output impedance on the external circuit is too great, the analog voltage sampling time may be insufficient.
- •If DC inhibitor capacitance is placed between the external circuit and input pin, then a capacitance value several thousand times the value of the chip internal sampling capacitance (CSH) should be selected in order to suppress the effects of voltage division with CSH.



(2) Definition of terms

Resolution

Indicates the ability of the A/D converter to discriminate in analog conversion.

10-bit resolution indicates that analog voltage can be resolved into $2^{10} = 1024$ levels.

• Total error


Expresses the difference between actual and logical values. It is the total value of errors that can come from offset error, gain error, non-linearity error and noise.

• Linearity error


Expresses the deviation between actual conversion characteristics and a straight line connecting the device's zero transition point (00 0000 0000 $\leftrightarrow \rightarrow$ 00 0000 0001) and full scale transition point (11 1111 1110 $\leftarrow \rightarrow$ 11 1111 1111).


• Differential linearity error

Expresses the deviation of the logical value of input voltage required to create a variation of 1 SLB in output code.



EXAMPLE CHARACTERISTICS





■ INSTRUCTIONS (351 INSTRUCTIONS)

Table 1 Explanation of Items in Tables of Instructions

ltem	Meaning
Mnemonic	Upper-case letters and symbols: Represented as they appear in assembler. Lower-case letters: Replaced when described in assembler. Numbers after lower-case letters: Indicate the bit width within the instruction code.
#	Indicates the number of bytes.
~	Indicates the number of cycles. m: When branching n: When not branching See Table 4 for details about meanings of other letters in items.
RG	Indicates the number of accesses to the register during execution of the instruction. It is used calculate a correction value for intermittent operation of CPU.
В	Indicates the correction value for calculating the number of actual cycles during execution of the instruction. (Table 5) The number of actual cycles during execution of the instruction is the correction value summed with the value in the "~" column.
Operation	Indicates the operation of instruction.
LH	Indicates special operations involving the upper 8 bits of the lower 16 bits of the accumulator. Z : Transfers "0". X : Extends with a sign before transferring. - : Transfers nothing.
АН	Indicates special operations involving the upper 16 bits in the accumulator. * : Transfers from AL to AH. – : No transfer. Z : Transfers 00 _H to AH. X : Transfers 00 _H or FF _H to AH by signing and extending AL.
I	Indicates the status of each of the following flags: I (interrupt enable), S (stack), T (sticky bit),
S	N (negative), Z (zero), V (overflow), and C (carry).
Т	- : No change.
Ν	S : Set by execution of instruction.
Z	R : Reset by execution of instruction.
V	
С	
RMW	 Indicates whether the instruction is a read-modify-write instruction. (a single instruction that reads data from memory, etc., processes the data, and then writes the result to memory.) * : Instruction is a read-modify-write instruction. - : Instruction is not a read-modify-write instruction. Note: A read-modify-write instruction cannot be used on addresses that have different meanings depending on whether they are read or written.

Number of execution cycles

The number of cycles required for instruction execution is acquired by adding the number of cycles for each instruction, a corrective value depending on the condition, and the number of cycles required for program fetch. Whenever the instruction being executed exceeds the two-byte (word) boundary, a program on an internal ROM connected to a 16-bit bus is fetched. If data access is interfered with, therefore, the number of execution cycles is increased.

For each byte of the instruction being executed, a program on a memory connected to an 8-bit external data bus is fetched. If data access in interfered with, therefore, the number of execution cycles is increased. When a general-purpose register, an internal ROM, an internal RAM, an internal I/O device, or an external bus is accessed during intermittent CPU operation, the CPU clock is suspended by the number of cycles specified by the CG1/0 bit of the low-power consumption mode control register. When determining the number of cycles required for instruction execution during intermittent CPU operation, therefore, add the value of the number of times access is done \times the number of cycles suspended as the corrective value to the number of ordinary execution cycles.

Symbol	Meaning
A	32-bit accumulator The bit length varies according to the instruction. Byte : Lower 8 bits of AL Word : 16 bits of AL Long : 32 bits of AL and AH
AH AL	Upper 16 bits of A Lower 16 bits of A
SP	Stack pointer (USP or SSP)
PC	Program counter
PCB	Program bank register
DTB	Data bank register
ADB	Additional data bank register
SSB	System stack bank register
USB	User stack bank register
SPB	Current stack bank register (SSB or USB)
DPR	Direct page register
brg1	DTB, ADB, SSB, USB, DPR, PCB, SPB
brg2	DTB, ADB, SSB, USB, DPR, SPB
Ri	R0, R1, R2, R3, R4, R5, R6, R7
RWi	RW0, RW1, RW2, RW3, RW4, RW5, RW6, RW7
RWj	RW0, RW1, RW2, RW3
RLi	RL0, RL1, RL2, RL3
dir	Compact direct addressing
addr16 addr24 ad24 0 to 15 ad24 16 to 23	Direct addressing Physical direct addressing Bit 0 to bit 15 of addr24 Bit 16 to bit 23 of addr24
io	I/O area (000000н to 0000FFн)
imm4 imm8 imm16 imm32 ext (imm8)	 4-bit immediate data 8-bit immediate data 16-bit immediate data 32-bit immediate data 16-bit data signed and extended from 8-bit immediate data
disp8 disp16	8-bit displacement 16-bit displacement
bp	Bit offset
vct4 vct8	Vector number (0 to 15) Vector number (0 to 255)
()b	Bit address
rel	PC relative addressing
ear eam	Effective addressing (codes 00 to 07) Effective addressing (codes 08 to 1F)
rlst	Register list

 Table 2
 Explanation of Symbols in Tables of Instructions

Code	Notation			Address format	Number of bytes in address extension *
00 01 02 03 04 05 06 07	R0 R1 R2 R3 R4 R5 R6 R7	RW0 RW1 RW2 RW3 RW4 RW5 RW6 RW7	RL0 (RL0) RL1 (RL1) RL2 (RL2) RL3 (RL3)	Register direct "ea" corresponds to byte, word, and long-word types, starting from the left	
08 09 0A 0B	@R' @R' @R' @R'	W1 W2		Register indirect	0
0C 0D 0E 0F	@R' @R'	W0 + W1 + W2 + W3 +		Register indirect with post-increment	0
10 11 12 13 14 15 16 17	@ R' @ R' @ R' @ R' @ R'	W0 + dis W1 + dis W2 + dis W3 + dis W4 + dis W5 + dis W6 + dis W7 + dis	p8 p8 p8 p8 p8 p8 p8	Register indirect with 8-bit displacement	1
18 19 1A 1B	@RW0 + disp16 @RW1 + disp16 @RW2 + disp16 @RW3 + disp16			Register indirect with 16-bit displacement	2
1C 1D 1E 1F	@RW0 + RW7 @RW1 + RW7 @PC + disp16 addr16			Register indirect with index Register indirect with index PC indirect with 16-bit displacement Direct address	0 0 2 2

Table 3 Effective Address Fields

Note : The number of bytes in the address extension is indicated by the "+" symbol in the "#" (number of bytes) column in the tables of instructions.

		(a)	Number of register accesses
Code	Operand	Number of execution cycles for each type of addressing	Number of register accesses for each type of addressing
00 to 07	Ri RWi RLi	Listed in tables of instructions	Listed in tables of instructions
08 to 0B	@RWj	2	1
0C to 0F	@RWj +	4	2
10 to 17	@RWi + disp8	2	1
18 to 1B	@RWj + disp16	2	1
1C 1D 1E 1F	@RW0 + RW7 @RW1 + RW7 @PC + disp16 addr16	4 4 2 1	2 2 0 0

Table 4 Number of Execution Cycles for Each Type of Addressing

Note : "(a)" is used in the "~" (number of states) column and column B (correction value) in the tables of instructions.

Table 5	Compensation Value	s for Number of Cycles	Used to Calculate Number of Ac	tual Cycles
---------	--------------------	------------------------	--------------------------------	-------------

Operand	(b)	byte	(c) v	vord	(d) long				
Operand	Cycles	Access	Cycles	Access	Cycles	Access			
Internal register	+0	1	+0	1	+0	2			
Internal memory even address Internal memory odd address	+0 +0	1 1	+0 +2	1 2	+0 +4	2 4			
Even address on external data bus (16 bits) Odd address on external data bus (16 bits)	+1 +1	1 1	+1 +4	1 2	+2 +8	2 4			
External data bus (8 bits)	+1	1	+4	2	+8	4			

Notes: • "(b)", "(c)", and "(d)" are used in the "~" (number of states) column and column B (correction value) in the tables of instructions.

• When the external data bus is used, it is necessary to add in the number of wait cycles used for ready input and automatic ready.

Table 6 Correction Values for Number of Cycles Used to Calculate Number of Program Fetch Cycles

Instruction	Byte boundary	Word boundary
Internal memory	_	+2
External data bus (16 bits)	_	+3
External data bus (8 bits)	+3	_

Notes: • When the external data bus is used, it is necessary to add in the number of wait cycles used for ready input and automatic ready.

• Because instruction execution is not slowed down by all program fetches in actuality, these correction values should be used for "worst case" calculations.

ſ	Mnemonic	#	~	RG	В	Operation	LH	AH	I	s	т	Ν	z	v	С	RMW
MOV MOV MOV MOV MOV MOV MOV MOV	A, dir A, addr16 A, Ri A, ear A, eam A, io A, #imm8 A, @A A, @RLi+disp8 A, #imm4	2 3 1 2 2+ 2 2 3 1	3 4 2 3+ (a) 3 2 3 10 1	0 0 1 1 0 0 0 2 0	(b) (b) 0 (b) (b) (b) 0 (b) 0	byte (A) \leftarrow (dir) byte (A) \leftarrow (addr16) byte (A) \leftarrow (Ri) byte (A) \leftarrow (ear) byte (A) \leftarrow (eam) byte (A) \leftarrow (io) byte (A) \leftarrow (io) byte (A) \leftarrow (i(A)) byte (A) \leftarrow ((RLi)+disp8) byte (A) \leftarrow imm4	ZZZZZZZZZZZZ	* * * * * * * *				* * * * * * * R	* * * * * * * *			
MOVX MOVX MOVX MOVX MOVX MOVX MOVX MOVX	A, dir A, addr16 A, Ri A, ear A, eam A, io A, #imm8 A, @A A,@RWi+disp8 A, @RLi+disp8	2 3 2 2 2 2 2 2 2 2 2 3	3 4 2 3+ (a) 3 2 3 5 10	0 0 1 0 0 0 1 2	(b) (b) 0 (b) (b) (b) (b) (b)	byte (A) \leftarrow (dir) byte (A) \leftarrow (addr16) byte (A) \leftarrow (Ri) byte (A) \leftarrow (ear) byte (A) \leftarrow (eam) byte (A) \leftarrow (io) byte (A) \leftarrow (io) byte (A) \leftarrow ((A)) byte (A) \leftarrow ((RWi)+disp8) byte (A) \leftarrow ((RLi)+disp8)	******	* * * * * * * *				* * * * * * * * *	* * * * * * * *			
MOV MOV MOV MOV MOV MOV MOV MOV MOV MOV	dir, A addr16, A Ri, A ear, A eam, A io, A @ RLi+disp8, A Ri, ear Ri, ear Ri, eam ear, Ri eam, Ri Ri, #imm8 io, #imm8 dir, #imm8 ear, #imm8	2 3 1 2 + 2 3 2 + 2 + 2 2 + 2 3 3 3 + 2	3423+ (a)31034+ (a)45+ (a)25524+ (a)3	$\begin{array}{c} 0 \\ 0 \\ 1 \\ 1 \\ 0 \\ 2 \\ 2 \\ 1 \\ 2 \\ 1 \\ 1 \\ 0 \\ 0 \\ 1 \\ 0 \\ 0 \\ \end{array}$	(b) (b) 0 (b) (b) (b) 0 (b) 0 (b) 0 (b) 0 (b) 0 (b) 0 (b) 0 (b)	byte (dir) \leftarrow (A) byte (addr16) \leftarrow (A) byte (Ri) \leftarrow (A) byte (ear) \leftarrow (A) byte (ear) \leftarrow (A) byte (io) \leftarrow (A) byte (io) \leftarrow (A) byte (Ri) \leftarrow (ear) byte (Ri) \leftarrow (ear) byte (ear) \leftarrow (Ri) byte (ear) \leftarrow (Ri) byte (io) \leftarrow imm8 byte (io) \leftarrow imm8 byte (io) \leftarrow imm8 byte (ear) \leftarrow imm8						* * * * * * * * * * * *	* * * * * * * * * * * - *			
XCH XCH XCH XCH XCH	A, ear A, eam Ri, ear Ri, eam	2 2+ 2 2+	4 5+ (a) 7 9+ (a)	2 0 4 2	0 $2 \times (b)$ 0 $2 \times (b)$	byte (A) \leftrightarrow (ear) byte (A) \leftrightarrow (eam) byte (Ri) \leftrightarrow (ear) byte (Ri) \leftrightarrow (eam)	Z Z -	- - -	 	 	- - -	 	- - -	 	- - -	

Table 7 Transfer Instructions (Byte) [41 Instructions]

Mnemonic	#	~	RG	В	Operation	LH	AH	I	s	т	N	z	۷	с	RMW
MOVW A, dir MOVW A, addr16 MOVW A, SP MOVW A, RWi MOVW A, ear MOVW A, eam MOVW A, io MOVW A, @A MOVW A, @A MOVW A, @RWi+disp8 MOVW A, @RLi+disp8	2 3 1 2 2+ 2 3 2 3	3 4 1 2 3+ (a) 3 3 2 5 10	0 0 1 1 0 0 0 1 2	(c) (c) 0 0 (c) (c) (c) (c) (c) (c)	word (A) \leftarrow (dir) word (A) \leftarrow (addr16) word (A) \leftarrow (SP) word (A) \leftarrow (RWi) word (A) \leftarrow (ear) word (A) \leftarrow (eam) word (A) \leftarrow (io) word (A) \leftarrow (io) word (A) \leftarrow (i(A)) word (A) \leftarrow ((RWi) +disp8) word (A) \leftarrow ((RLi) +disp8)		* * * * * * * * *				* * * * * * * * *	* * * * * * * * *			- - - - - - - - - -
MOVW dir, A MOVW addr16, A MOVW SP, A MOVW RWi, A MOVW ear, A MOVW ear, A MOVW io, A MOVW @ RWi+disp8, A MOVW @ RLi+disp8, A MOVW @ RLi+disp8, A MOVW RWi, ear MOVW RWi, ear MOVW RWi, ear MOVW ear, RWi MOVW ean, RWi MOVW ear, #imm16 MOVW ear, #imm16 MOVW ear, #imm16 MOVW ear, AH MOVW @ A, T	2 3 1 1 2 2 1 2 2 3 2 2 1 2 2 1 3 4 4 4 2	34123+ (a)351034+ (a)45+ (a)2524+ (a)3	0 0 1 1 0 1 2 2 1 2 1 2 1 0 1 0 0	(c) (c) 0 0 (c) (c) (c) (c) (c) 0 (c) 0 (c) (c) (c) (c) (c) 0 (c) (c) 0 (c) (c) (c) (c) (c) (c) (c) (c) (c) (c)	word (dir) \leftarrow (A) word (addr16) \leftarrow (A) word (SP) \leftarrow (A) word (RWi) \leftarrow (A) word (ear) \leftarrow (A) word (ear) \leftarrow (A) word (io) \leftarrow (A) word (io) \leftarrow (A) word ((RUi) +disp8) \leftarrow (A) word ((RLi) +disp8) \leftarrow (A) word ((RUi) \leftarrow (ear) word (RWi) \leftarrow (ear) word (RWi) \leftarrow (ear) word (ear) \leftarrow (RWi) word (ear) \leftarrow (RWi) word (ear) \leftarrow imm16 word (ear) \leftarrow imm16 word (ear) \leftarrow imm16 word (ear) \leftarrow imm16 word (ear) \leftarrow imm16						* * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * *			
XCHW A, ear XCHW A, eam XCHW RWi, ear XCHW RWi, eam	2 2+ 2 2+	4 5+ (a) 7 9+ (a)	2 0 4 2	0	word (A) \leftrightarrow (ear) word (A) \leftrightarrow (eam) word (RWi) \leftrightarrow (ear) word (RWi) \leftrightarrow (eam)										- - -
MOVL A, ear MOVL A, eam MOVL A, #imm32	2 2+ 5	4 5+ (a) 3	2 0 0	0 (d) 0	$\begin{array}{l} \text{long (A)} \leftarrow (\text{ear}) \\ \text{long (A)} \leftarrow (\text{eam}) \\ \text{long (A)} \leftarrow \text{imm32} \end{array}$						* * *	* * *			_ _ _
MOVL ear, A MOVL eam, A	2 2+	4 5+ (a)	2 0	0 (d)	long (ear) \leftarrow (A) long (eam) \leftarrow (A)	-	-	_	_ _	_	*	*	-	_	_ _

Table 8 Transfer Instructions (Word/Long Word) [38 Instructions]

Mne	emonic	#	~	RG	В	Operation	LH	AH	I	s	т	Ν	z	v	с	RMW
ADD ADD ADD ADD ADD ADD ADD ADDC	A,#imm8 A, dir A, ear A, eam ear, A eam, A A A, ear A, eam	# 2 2 2 2+ 2 2+ 1 2 2+ 1 2 2 2+ 2 2+ 2 2	$\begin{array}{c} \sim \\ 2 \\ 5 \\ 3 \\ 4+ (a) \\ 3 \\ 5+ (a) \\ 2 \\ 3 \\ 4+ (a) \\ 3 \\ 2 \\ 5 \\ 3 \\ 4+ (a) \\ 3 \\ 5+ (a) \\ 2 \\ 3 \end{array}$	RG 0 0 1 0 2 0 0 0 1 0 0 0 0 1 0 0 0 1 0 0 1 0 0 1 0 0 1 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 1 0	B 0 (b) 0 (b) 0 2×(b) 0 (b) 0 (b) 0 (b) 0 (b) 0 (b) 0 2×(b) 0 0 2×(b) 0 0	$\begin{array}{c} \textbf{Operation} \\ \hline \textbf{byte} (A) \leftarrow (A) + \textbf{imm8} \\ \textbf{byte} (A) \leftarrow (A) + (\textbf{dir}) \\ \textbf{byte} (A) \leftarrow (A) + (\textbf{ear}) \\ \textbf{byte} (A) \leftarrow (A) + (\textbf{ear}) \\ \textbf{byte} (A) \leftarrow (A) + (\textbf{ear}) \\ \textbf{byte} (ear) \leftarrow (ear) + (A) \\ \textbf{byte} (ear) \leftarrow (ear) + (A) \\ \textbf{byte} (ear) \leftarrow (AH) + (AL) + (C) \\ \textbf{byte} (A) \leftarrow (A) + (ear) + (C) \\ \textbf{byte} (A) \leftarrow (A) + (ear) + (C) \\ \textbf{byte} (A) \leftarrow (A) + (ear) + (C) \\ \textbf{byte} (A) \leftarrow (A) - (ear) \\ \textbf{byte} (A) \leftarrow (A) - (dir) \\ \textbf{byte} (A) \leftarrow (A) - (ear) \\ \textbf{byte} (A) \leftarrow (A) - (ear) \\ \textbf{byte} (ear) \leftarrow (ear) - (A) \\ \textbf{byte} (eam) \leftarrow (eam) - (A) \\ \textbf{byte} (A) \leftarrow (A) - (ear) - (C) \\ \end{array}$		AH		s	T 	N * * * * * * * * * * * * * * * * * * *	Z * * * * * * * * * * * * * * * * * *	V * * * * * * * * * * * * * * * *	C * * * * * * * * * * * * * * * * * * *	RMW
SUBC SUBDC	A, eam	2+ 1	4+ (a) 3	0 0	(b) 0	byte (A) \leftarrow (A) – (eam) – (C) byte (A) \leftarrow (AH) – (AL) – (C) (decimal)	Z Z	-	-	_	_	*	*	*	*	_ _
ADDW ADDW ADDCW SUBW SUBW SUBW SUBW SUBW SUBW SUBW SUB	A, eam A, ear A, eam A, #imm16 ear, A eam, A A, ear A, eam	1 2 2+ 3 2 2+ 2 2+ 1 2 2+ 3 2 2+ 2 2+ 2	2 3 4+ (a) 2 3 5+ (a) 3 4+ (a) 2 3 4+ (a) 2 3 5+ (a) 3 4+ (a) 2 3 5+ (a) 3 4+ (a) 2 3 5+ (a)	0 1 0 2 0 1 0 0 1 0 0 2 0 1 0 0 2 0 1 0	$ \begin{array}{c} 0 \\ 0 \\ (c) \\ 0 \\ 2 \times (c) \\ 0 \\ (c) \\ 0 \\ (c) \\ 0 \\ (c) \\ 0 \\ 2 \times (c) \\ 0 \\ (c) \\ $	word (A) \leftarrow (AH) + (AL) word (A) \leftarrow (A) +(ear) word (A) \leftarrow (A) +(ear) word (A) \leftarrow (A) +(eam) word (A) \leftarrow (A) +imm16 word (ear) \leftarrow (ear) + (A) word (eam) \leftarrow (ear) + (A) word (A) \leftarrow (A) + (ear) + (C) word (A) \leftarrow (A) + (ear) + (C) word (A) \leftarrow (A) - (ear) word (ear) \leftarrow (ear) - (A) word (eam) \leftarrow (ear) - (A) word (A) \leftarrow (A) - (ear) - (C) word (A) \leftarrow (A) - (eam) - (C)		- - - - - - - - - - - - -			- - - - - - - - - - - - - - - - -	* * * * * * * * * * * * *	* * * * * * * * * * * * *	* * * * * * * * * * * * *	* * * * * * * * * * * * *	
ADDL ADDL ADDL SUBL SUBL SUBL	A, ear A, eam A, #imm32 A, ear A, eam A, #imm32	2 2+ 5 2+ 5 2+ 5	6 7+ (a) 4 6 7+ (a) 4	2 0 2 0 0	0 (d) 0 (d) 0	$\begin{array}{l} \text{long (A)} \leftarrow (A) + (\text{ear}) \\ \text{long (A)} \leftarrow (A) + (\text{eam}) \\ \text{long (A)} \leftarrow (A) + \text{imm32} \\ \text{long (A)} \leftarrow (A) - (\text{ear}) \\ \text{long (A)} \leftarrow (A) - (\text{eam}) \\ \text{long (A)} \leftarrow (A) - \text{imm32} \end{array}$		- - - -		- - - -	- - - -	* * * *	* * * *	* * * * *	* * * *	

Table 9 Addition and Subtraction Instructions (Byte/Word/Long Word) [42 Instructions]

Mne	emonic	#	~	RG	В	Operation	LH	AH	I	s	т	Ν	z	۷	С	RMW
INC INC	ear eam	2 2+	2 5+ (a)	2 0	0 2× (b)	byte (ear) \leftarrow (ear) +1 byte (eam) \leftarrow (eam) +1				_		*	*	*		- *
DEC DEC	ear eam	2 2+	3 5+ (a)	2 0	0 2× (b)	byte (ear) ← (ear) −1 byte (eam) ← (eam) −1	-	-	-		-	*	*	*	-	*
INCW INCW	ear eam	2 2+	3 5+ (a)	2 0	0 2× (c)	word (ear) \leftarrow (ear) +1 word (eam) \leftarrow (eam) +1	_	-		_		*	* *	*		 *
DECW DECW	00.	2 2+	3 5+ (a)	2 0	0 2× (c)	word (ear) \leftarrow (ear) –1 word (eam) \leftarrow (eam) –1	_	-		-		*	* *	* *		*
INCL INCL	ear eam	2 2+	7 9+ (a)	4 0	0 2× (d)	long (ear) \leftarrow (ear) +1 long (eam) \leftarrow (eam) +1				-		*	* *	* *		 *
DECL DECL	ear eam	2 2+	7 9+ (a)	4 0	0 2× (d)	long (ear) ← (ear) −1 long (eam) ← (eam) −1	_	-	-	-	-	*	*	*	-	*

Table 10 Increment and Decrement Instructions (Byte/Word/Long Word) [12 Instructions]

Note : For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 11	Compare Instructions	(Byte/Word/Long	Word) [11 Instructions]
----------	-----------------------------	-----------------	-------------------------

Mn	emonic	#	~	RG	В	Operation	LH	AH	I	s	т	Ν	Z	۷	С	RMW
CMP	А	1	1	0	0	byte (AH) – (AL)	_	_	_	_	_	*	*	*	*	_
CMP	A, ear	2	2	1	0	byte (A) \leftarrow (ear)	_	_	—	—	—	*	*	*	*	_
CMP	A, eam	2+	3+ (a)	0	(b)	byte $(A) \leftarrow (eam)$	_	_	_	-	-	*	*	*	*	_
CMP	A, #imm8	2	2	0	`Ó	byte (A) ← imm8	-	_	-	-	—	*	*	*	*	_
CMPW	Α	1	1	0	0	word (AH) – (AL)	_	_	_	_	_	*	*	*	*	_
CMPW	A, ear	2	2	1	0	word (A) \leftarrow (ear)	_	_	—	—	—	*	*	*	*	_
CMPW	A, eam	2+	3+ (a)	0	(c)	word $(A) \leftarrow (eam)$	_	_	—	—	—	*	*	*	*	_
CMPW	A, #imm16	3	2	0	٥́	word $(A) \leftarrow imm16$	-	—	-	-	-	*	*	*	*	-
CMPL	A, ear	2	6	2	0	word (A) \leftarrow (ear)	_	_	_	_	_	*	*	*	*	_
CMPL	A, eam	2+	7+ (a)	0	(d)	word $(A) \leftarrow (eam)$	_	—	-	—	-	*	*	*	*	—
CMPL	A, #imm32	5	3	0) ٥	word $(A) \leftarrow imm32$	-	-	-	-	–	*	*	*	*	-

Mnem	nonic	#	~	RG	В	Operation	LH	AH	Ι	s	т	Ν	z	v	С	RMW
DIVU	А	1	*1	0	0	word (AH) /byte (AL) Quotient \rightarrow byte (AL) Remainder \rightarrow byte (AH)	Ι	-	-	Ι	-	Ι	Ι	*	*	-
DIVU	A, ear	2	*2	1	0	word (A)/byte (ear) Quotient \rightarrow byte (A) Remainder \rightarrow byte (ear)	-	-	-	_	-	-	-	*	*	-
DIVU	A, eam	2+	*3	0	*6	word (A)/byte (eam) Quotient \rightarrow byte (A) Remainder \rightarrow byte (eam)	-	_	-	-	-	-	-	*	*	-
DIVUW	A, ear	2	*4	1	0	long (A)/word (ear) Quotient \rightarrow word (A) Remainder \rightarrow word (ear)	-	-	_	-	-	-	-	*	*	-
DIVUW	A, eam	2+	*5	0	*7	long (A)/word (eam) Quotient \rightarrow word (A) Remainder \rightarrow word (eam)	-	-	_	-	-	_	-	*	*	-
MULU	А	1	*8	0	0	byte (AH) *byte (AL) \rightarrow word (A)	_	_	_	_	_	_	_	_	_	_
MULU	A, ear	2	*9	1	0	byte (A) *byte (ear) \rightarrow word (A)	—	_	_	—	—	_	_	—	—	-
MULU	A, eam	2+	*10	0	(b)	byte (A) *byte (eam) \rightarrow word (A)	-	-	_	-	-	-	-	-	-	-
MULUW MULUW		1 2	*11 *12	0 1	0 0	word (AH) *word (AL) \rightarrow long (A) word (A) *word (ear) \rightarrow long (A)	_	-	_	_	_	_	-	_	_	-
MULUW	,	2+	*12	0		word (A) *word (ear) \rightarrow long (A)	_	_	-	_	-	-	-	-	-	—

Table 12 Multiplication and Division Instructions (Byte/Word/Long Word) [11 Instructions]

*1: 3 when the result is zero, 7 when an overflow occurs, and 15 normally.

*2: 4 when the result is zero, 8 when an overflow occurs, and 16 normally.

*3: 6 + (a) when the result is zero, 9 + (a) when an overflow occurs, and 19 + (a) normally.

*4: 4 when the result is zero, 7 when an overflow occurs, and 22 normally.

*5: 6 + (a) when the result is zero, 8 + (a) when an overflow occurs, and 26 + (a) normally.

*6: (b) when the result is zero or when an overflow occurs, and $2 \times$ (b) normally.

*7: (c) when the result is zero or when an overflow occurs, and $2 \times$ (c) normally.

*8: 3 when byte (AH) is zero, and 7 when byte (AH) is not zero.

*9: 4 when byte (ear) is zero, and 8 when byte (ear) is not zero.

*10: 5 + (a) when byte (eam) is zero, and 9 + (a) when byte (eam) is not 0.

*11: 3 when word (AH) is zero, and 11 when word (AH) is not zero.

*12: 4 when word (ear) is zero, and 12 when word (ear) is not zero.

*13: 5 + (a) when word (eam) is zero, and 13 + (a) when word (eam) is not zero.

Mnen	nonic	#	~	RG	В	Operation	LH	AH	I	s	т	Ν	z	۷	С	RMW
DIV	A	2	*1	0	0	word (AH) /byte (AL) Quotient \rightarrow byte (AL)	Z	_	-	-	-	-	-	*	*	_
DIV	A, ear	2	*2	1	0	Remainder \rightarrow byte (AH) word (A)/byte (ear) Quotient \rightarrow byte (A)	Z	_	_	_	_	_	_	*	*	_
DIV	A, eam	2 +	*3	0	*6	Remainder \rightarrow byte (ear) word (A)/byte (eam) Quotient \rightarrow byte (A)	Z	_	-	-	-	-	-	*	*	_
DIVW	A, ear	2	*4	1	0	Remainder \rightarrow byte (eam) long (A)/word (ear) Quotient \rightarrow word (A) Remainder \rightarrow word (ear)	_	_	_	_	_	_	_	*	*	_
DIVW	A, eam	2+	*5	0	*7	$\begin{array}{l} \text{long (A)/word (eam)} \\ \text{Quotient} \rightarrow \text{word (A)} \\ \text{Remainder} \rightarrow \text{word (eam)} \end{array}$	_	_	_	_	_	_	_	*	*	-
MULU	А	2	*8	0	0	byte (AH) *byte (AL) \rightarrow word (A)	_	_	_	_	_	_	_	_	_	_
MULU	A, ear	2	*9	1	0	byte (A) *byte (ear) \rightarrow word (A)	—	—	-	-	-	-	-	—	—	-
MULU	A, eam	2+	*10	0	(b)	byte (A) *byte (eam) \rightarrow word (A)	-	—	-	-	-	-	-	-	-	-
MULUW		2 2	*11 *12	0	0 0	word (AH) *word (AL) \rightarrow long (A)	-	-	-	-	-	-	-	-	-	-
MULUW		2 2 +	*13	0	0 (c)	word (A) *word (ear) \rightarrow long (A) word (A) *word (eam) \rightarrow long (A)				-	-			-		_

Table 13 Signed Multiplication and Division Instructions (Byte/Word/Long Word) [11 Instructions]

*1: Set to 3 when the division-by-0, 8 or 18 for an overflow, and 18 for normal operation.

*2: Set to 3 when the division-by-0, 10 or 21 for an overflow, and 22 for normal operation.

*3: Set to 4 + (a) when the division-by-0, 11 + (a) or 22 + (a) for an overflow, and 23 + (a) for normal operation.

*4: Positive dividend: Set to 4 when the division-by-0, 10 or 29 for an overflow, and 30 for normal operation. Negative dividend: Set to 4 when the division-by-0, 11 or 30 for an overflow and 31 for normal operation.

*5: Positive dividend: Set to 4 + (a) when the division-by-0, 11 + (a) or 30 + (a) for an overflow, and 31 + (a) for normal operation.

Negative dividend: Set to 4 + (a) when the division-by-0, 12 + (a) or 31 + (a) for an overflow, and 32 + (a) for normal operation.

- *6: When the division-by-0, (b) for an overflow, and $2 \times (b)$ for normal operation.
- *7: When the division-by-0, (c) for an overflow, and $2 \times (c)$ for normal operation.
- *8: Set to 3 when byte (AH) is zero, 12 when the result is positive, and 13 when the result is negative.
- *9: Set to 3 when byte (ear) is zero, 12 when the result is positive, and 13 when the result is negative.

*10: Set to 4 + (a) when byte (eam) is zero, 13 + (a) when the result is positive, and 14 + (a) when the result is negative.

- *11: Set to 3 when word (AH) is zero, 12 when the result is positive, and 13 when the result is negative.
- *12: Set to 3 when word (ear) is zero, 16 when the result is positive, and 19 when the result is negative.
- *13: Set to 4 + (a) when word (eam) is zero, 17 + (a) when the result is positive, and 20 + (a) when the result is negative.

Notes: • When overflow occurs during DIV or DIVW instruction execution, the number of execution cycles takes two values because of detection before and after an operation.

- When overflow occurs during DIV or DIVW instruction execution, the contents of AL are destroyed.
- For (a) to (d), refer to "Table 4 Number of Execution Cycles for Effective Address in Addressing Modes" and "Table 5 Correction Values for Number of Cycles for Calculating Actual Number of Cycles."

Mn	emonic	#	~	RG	В	Operation	LH	AH	I	s	т	Ν	z	v	С	RMW
AND AND AND AND AND	A, #imm8 A, ear A, eam ear, A eam, A	2 2 2+ 2 2+	2 3 4+ (a) 3 5+ (a)	0 1 0 2 0	0 (b) 0 2×(b)	byte (A) \leftarrow (A) and imm8 byte (A) \leftarrow (A) and (ear) byte (A) \leftarrow (A) and (eam) byte (ear) \leftarrow (ear) and (A) byte (eam) \leftarrow (eam) and (A)				 		* * * * *	* * * *	R R R R R		- - - *
OR OR OR OR OR	A, #imm8 A, ear A, eam ear, A eam, A	2 2+ 2 2+	2 3 4+ (a) 3 5+ (a)	0 1 0 2 0	0 (b) 0 2×(b)	byte (A) \leftarrow (A) or imm8 byte (A) \leftarrow (A) or (ear) byte (A) \leftarrow (A) or (eam) byte (ear) \leftarrow (ear) or (A) byte (eam) \leftarrow (eam) or (A)				- - - -		* * * *	* * * *	R R R R R		- - - *
XOR XOR XOR XOR XOR	A, #imm8 A, ear A, eam ear, A eam, A	2 2+ 2 2+	2 3 4+ (a) 3 5+ (a)	0 1 0 2 0	0 (b) 0 2×(b)	byte (A) \leftarrow (A) xor imm8 byte (A) \leftarrow (A) xor (ear) byte (A) \leftarrow (A) xor (eam) byte (ear) \leftarrow (ear) xor (A) byte (eam) \leftarrow (eam) xor (A)				- - - -		* * * * *	* * * *	R R R R R		- - - *
NOT NOT NOT	A ear eam	1 2 2+	2 3 5+ (a)	0 2 0	0 0 2× (b)	byte (A) ← not (A) byte (ear) ← not (ear) byte (eam) ← not (eam)			 	- - -		* * *	* * *	R R R		 *
ANDW ANDW ANDW	A, #imm16 A, ear A, eam	1 3 2 2+ 2 2+	2 2 3 4+ (a) 3 5+ (a)	0 0 1 0 2 0	0 0 (c) 0 2× (c)	word (A) \leftarrow (AH) and (A) word (A) \leftarrow (A) and imm16 word (A) \leftarrow (A) and (ear) word (A) \leftarrow (A) and (eam) word (ear) \leftarrow (ear) and (A) word (eam) \leftarrow (eam) and (A)						* * * * *	* * * * *	R R R R R R		*
ORW ORW ORW ORW ORW ORW	A A, #imm16 A, ear A, eam ear, A eam, A	1 3 2 2+ 2 2+	2 2 3 4+ (a) 3 5+ (a)	0 0 1 0 2 0	0 0 (c) 0 2× (c)	word (A) \leftarrow (AH) or (A) word (A) \leftarrow (A) or imm16 word (A) \leftarrow (A) or (ear) word (A) \leftarrow (A) or (ear) word (ear) \leftarrow (ear) or (A) word (eam) \leftarrow (eam) or (A)	- - - -		- - - -	- - - -		* * * * *	* * * * *	R R R R R R		 *
XORW XORW XORW	A, #imm16 A, ear A, eam	1 3 2+ 2+ 2+	2 2 3 4+ (a) 3 5+ (a)	0 0 1 0 2 0	0 0 (c) 0 2× (c)	word (A) \leftarrow (AH) xor (A) word (A) \leftarrow (A) xor imm16 word (A) \leftarrow (A) xor (ear) word (A) \leftarrow (A) xor (eam) word (ear) \leftarrow (ear) xor (A) word (eam) \leftarrow (eam) xor (A)			- - - -	- - - -		* * * * *	* * * * *	R R R R R R		 *
NOTW NOTW NOTW	ear	1 2 2+	2 3 5+ (a)	0 2 0	0 0 2× (c)	word (A) \leftarrow not (A) word (ear) \leftarrow not (ear) word (eam) \leftarrow not (eam)	- - -	_ _ _	_ _ _	_ _ _	_ _ _	* * *	* * *	R R R	- - -	 *

Table 14 Logical 1 Instructions (Byte/Word) [39 Instructions]

Mnem	onic	#	~	RG	В	Operation	LH	AH	I	s	т	Ν	z	v	С	RMW
	ear eam	2 2+	6 7+ (a)	2 0	0 (d)	long (A) \leftarrow (A) and (ear) long (A) \leftarrow (A) and (eam)	-	-	-			*	*	R R	_	-
	ear eam	2 2+	6 7+ (a)	2 0	0 (d)	long (A) \leftarrow (A) or (ear) long (A) \leftarrow (A) or (eam)	-	_	-	-	-	*	*	R R	_	_ _
,	ea eam	2 2+	6 7+ (a)	2 0	0 (d)	long (A) \leftarrow (A) xor (ear) long (A) \leftarrow (A) xor (eam)						* *	* *	R R	_	_ _

Table 15 Logical 2 Instructions (Long Word) [6 Instructions]

Note : For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 16	Sign Inversion	Instructions	(Byte/Word)	[6 Instructions]
----------	----------------	--------------	-------------	------------------

Mn	emonic	#	~	RG	В	Operation	LH	АН	I	s	т	N	z	۷	С	RMW
NEG	А	1	2	0	0	byte (A) \leftarrow 0 – (A)	Х	-	-	-	-	*	*	*	*	-
NEG NEG	ear eam	2 2+	3 5+ (a)	2 0	0 2× (b)	byte (ear) \leftarrow 0 – (ear) byte (eam) \leftarrow 0 – (eam)	_ _	-	-	-	-	*	*	*	*	 *
NEGW	А	1	2	0	0	word (A) $\leftarrow 0 - (A)$	-	-	-	Ι	-	*	*	*	*	-
NEGW NEGW		2 2+	3 5+ (a)	2 0	0 2× (c)	word (ear) $\leftarrow 0 - (ear)$ word (eam) $\leftarrow 0 - (eam)$	-	-	-	-	-	*	*	*	*	- *

Note : For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Mnemonic	#	۲	RG	В	Operation	LH	AH	Ι	S	т	Ν	Z	۷	С	RMW
NRML A, R0	2	*1	1		long (A) \leftarrow Shift until first digit is "1" byte (R0) \leftarrow Current shift count	-	-	Ι	Ι	Ι	Ι	*	Ι	-	-

Table 17 Nor	malize Instruction (Lo	ong Word) [1 Instruction]
--------------	------------------------	-------------	----------------

*1: 4 when the contents of the accumulator are all zeroes, 6 + (R0) in all other cases (shift count).

Mnemonic	#	~	RG	В	Operation	LH	AH	I	s	т	Ν	z	v	С	RMW
RORC A	2	2	0	0	byte (A) \leftarrow Right rotation with carry	Ι	_	_	I	I	*	*	I	*	_
ROLC A	2	2	0	0	byte (A) \leftarrow Left rotation with carry	-	-	-	-	-	*	*	-	*	-
RORC ear	2	3	2	0	byte (ear) \leftarrow Right rotation with carry	_	_	_	_	_	*	*	_	*	_
RORC eam	2+	5+ (a)	0	2× (b)	byte (eam) \leftarrow Right rotation with carry	—	—	—	—	—	*	*	—	*	*
ROLC ear	2	3	2	0	byte (ear) \leftarrow Left rotation with carry	—	—	—	—	—	*	*	—	*	—
ROLC eam	2+	5+ (a)	0	2× (b)	byte (eam) \leftarrow Left rotation with carry	-	-	-	-	-	*	*	-	*	*
ASR A, R0	2	*1	1	0	byte (A) \leftarrow Arithmetic right barrel shift (A, R0)	_	_	_	_	*	*	*	_	*	_
LSR A, R0	2	*1	1	0	byte (A) \leftarrow Logical right barrel shift (A, R0)	_	—	_	_	*	*	*	_	*	_
LSL A, R0	2	*1	1	0	byte (A) \leftarrow Logical left barrel shift (A, R0)	-	-	-	-	-	*	*	-	*	-
ASRW A	1	2	0	0	word (A) \leftarrow Arithmetic right shift (A, 1 bit)		_	_		*	*	*	-	*	_
LSRW A/SHRW A	1	2	0	0	word (A) \leftarrow Logical right shift (A, 1 bit)	_	—	—	_	*	R	*	_	*	_
LSLW A/SHLWA	1	2	0	0	word (A) \leftarrow Logical left shift (A, 1 bit)	-	-	-	-	-	*	*	-	*	-
ASRW A, R0	2	*1	1	0	word (A) \leftarrow Arithmetic right barrel shift (A,	_	_	_	_	*	*	*	_	*	_
LSRW A, R0	2	*1	1	0	R0)	_	—	_	_	*	*	*	_	*	_
LSLW A, R0	2	*1	1	0	word (A) \leftarrow Logical right barrel shift (A, R0)	_	—	—	_	_	*	*	_	*	-
					word (A) \leftarrow Logical left barrel shift (A, R0)										
ASRL A, R0	2	*2	1	0	long (A) \leftarrow Arithmetic right shift (A, R0)	_	-	-	_	*	*	*	-	*	—
LSRL A, R0	2	*2	1	0	long (A) \leftarrow Logical right barrel shift (A, R0)	-	—	—	—	*	*	*	—	*	-
LSLL A, RO	2	*2	1	0	long (A) \leftarrow Logical left barrel shift (A, R0)	-	-	-	-	-	*	*	-	*	-

Table 18 Shift Instructions (Byte/Word/Long Word) [18 Instructions]

*1: 6 when R0 is 0, 5 + (R0) in all other cases.

*2: 6 when R0 is 0, 6 + (R0) in all other cases.

Mne	monic	#	~	RG	В	Operation	LH	AH	I	s	т	Ν	z	v	С	RMW
BZ/BEG	ຊ rel	2	*1	0	0	Branch when (Z) = 1		-	-	-	-	_	-		-	_
BNZ/BN		2	*1	0	0	Branch when $(Z) = 0$	—	—	—	—	—	—	—	-	—	—
BC/BLC	D rel	2	*1	0	0	Branch when (C) = 1	—	—	—	—	—	—	—	-	—	—
BNC/BH	IS rel	2	*1	0	0	Branch when $(C) = 0$	—	_	—	—	—	—	_	_	_	—
BN	rel	2	*1	0	0	Branch when $(N) = 1$	—	—	—	—	—	—	—	_	—	—
BP	rel	2	*1	0	0	Branch when $(N) = 0$	—	—	—	—	—	—	—	_	—	—
BV	rel	2	*1	0	0	Branch when $(V) = 1$	—	_	—	—	—	—	—	_	_	—
BNV	rel	2	*1	0	0	Branch when $(V) = 0$	—	—	—	—	—	—	—	_	—	—
BT	rel	2	*1	0	0	Branch when $(T) = 1$	—	—	—	—	—	—	—	_	—	—
BNT	rel	2	*1	0	0	Branch when $(T) = 0$	—	—	—	—	—	—	—	_	—	—
BLT	rel	2	*1	0	0	Branch when (V) xor $(N) = 1$	—	—	—	—	—	—	—	_	—	—
BGE	rel	2	*1	0	0	Branch when (V) xor $(N) = 0$	_	—	—	—	—	—	_	_	_	—
BLE	rel	2	*1	0	0	Branch when $((V) \text{ xor } (N)) \text{ or } (Z) = 1$	—	_	—	—	—	—	—	—	_	—
BGT	rel	2	*1	0	0	Branch when $((V) \text{ xor } (N)) \text{ or } (Z) = 0$	—	—	—	—	—	—	—	_	—	—
BLS	rel	2	*1	0	0	Branch when (C) or $(Z) = 1$	—	—	—	—	—	—	—	_	—	—
BHI	rel	2	*1	0	0	Branch when (C) or $(Z) = 0$	—	_	—	—	—	—	—	—	_	—
BRA	rel	2	*1	0	0	Branch unconditionally	—	—	—	—	—	—	—	_	—	—
JMP	@A	1	2	0	0	word (PC) \leftarrow (A)	—	—	—	—	—	—	—	—	-	—
JMP	addr16	3	3	0	0	word (PC) \leftarrow addr16	—	—	—	—	—	—	—	—	-	—
JMP	@ear	2	3	1	0	word (PC) \leftarrow (ear)	—	—	—	—	—	—	—	—	-	—
JMP	@eam	2+	4+ (a)	0	(C)	word (PC) \leftarrow (eam)	—	—	—	—	—	—	—	-	-	-
JMPP	@ear *3	2	5	2	0	word (PC) \leftarrow (ear), (PCB) \leftarrow (ear +2)	—	—	—	—	—	—	—	-	-	-
JMPP	@eam *3	2+	6+ (a)	0	(d)	word (PC) \leftarrow (eam), (PCB) \leftarrow (eam +2)	—	—	—	—	—	—	—	—	-	—
JMPP	addr24	4	4	0	0	word (PC) \leftarrow ad24 0 to 15,	—	—	—	—	—	—	—	—	-	-
						$(PCB) \leftarrow ad24 \ 16 \ to \ 23$										
CALL	@ear *4	2	6	1	(c)	word (PC) \leftarrow (ear)	—	—	—	—	—	—	—	-	-	-
CALL	@eam *4	2+	7+ (a)	0	2× (c)	word (PC) \leftarrow (eam)	—	—	—	—	—	—	—	—	—	-
CALL	addr16 *5	3	6	0	(C)	word (PC) \leftarrow addr16	—	—	—	—	—	—	—	—	—	-
CALLV	#vct4 *5	1	7	0	2× (c)	Vector call instruction	—	—	—	—	—	—	_	—	—	-
	@ear *6	2	10	2	2× (c)	word (PC) \leftarrow (ear) 0 to 15,	_	—	—	—	—	—	_	_	-	—
						$(PCB) \leftarrow (ear)$ 16 to 23										
CALLP	@eam *6	2+	11+ (a)	0	*2	word (PC) \leftarrow (eam) 0 to 15,	_	—	-	—	—	—	-	_	—	—
						$(PCB) \leftarrow (eam)$ 16 to 23										
CALLP	addr24 *7	4	10	0	2× (c)	word (PC) \leftarrow addr0 to 15,	_	—	-	-	-	—	-	—	—	—
					. /	$(PCB) \leftarrow addr16 \text{ to } 23$										

Table 19 Branch 1 Instructions [31 Instructions]

*1: 4 when branching, 3 when not branching.

*2: (b) + 3 × (c)

*3: Read (word) branch address.

*4: W: Save (word) to stack; R: read (word) branch address.

*5: Save (word) to stack.

*6: W: Save (long word) to W stack; R: read (long word) R branch address.

*7: Save (long word) to stack.

Ν	Inemonic	#	~	RG	В	Operation	LH	AH	I	s	т	Ν	z	v	с	RMW
CBNE	A, #imm8, rel	3	*1	0	0	Branch when byte (A) ≠ imm8	_	_	_	_	_	*	*	*	*	_
	A, #imm16, rel	4	*1	0	0	Branch when word $(A) \neq \text{imm16}$	-	-	—	—	-	*	*	*	*	—
CBNE	ear, #imm8, rel	4	*2	1	0	Branch when byte (ear) ≠ imm8	_	_	_	_	_	*	*	*	*	_
CBNE	eam, #imm8, rel*10	4+	*3	0	(b)	Branch when byte (eam) \neq imm8	—	—	—	—	—	*	*	*	*	—
	ear, #imm16, rel	5	*4	1	0	Branch when word (ear) \neq imm16	-	—	-	-	—	*	*	*	*	—
CWBNE	eam, #imm16, rel*10	5+	*3	0	(c)	Branch when word (eam) \neq imm16	-	-	-	-	-	*	*	*	*	—
DBNZ	ear, rel	3	*5	2	0	Branch when byte (ear) = $(ear) - 1$, and $(ear) \neq 0$	-	-	_	_	_	*	*	*	-	_
DBNZ	eam, rel	3+	*6	2	2× (b)	Branch when byte (eam) = $(eam) - 1$, and $(eam) \neq 0$	-	_	_	_	_	*	*	*	-	*
DWBNZ	ear, rel	3	*5	2	0	Branch when word (ear) = $(ear) - 1$, and $(ear) \neq 0$	-	-	_	_	_	*	*	*	_	_
DWBNZ	eam, rel	3+	*6	2	2× (c)	Branch when word (eam) \neq 0 (eam) – 1, and (eam) \neq 0	_	_	-	-	-	*	*	*	_	*
INT	#vct8	2	20	0	8× (c)	Software interrupt	_	_	R	s	_	_	_	_	_	_
INT	addr16	3	16	Õ	6× (c)	Software interrupt	_	_	R	s	_	_	_	_	_	_
INTP	addr24	4	17	0	6× (c)	Software interrupt	_	_	R	S	_	_	_	_	_	_
INT9		1	20	0	8× (c)	Software interrupt	_	_	R	S	_	_	_	_	_	—
RETI		1	15	0	*7	Return from interrupt	-	-	*	*	*	*	*	*	*	—
LINK	#imm8	2	6	0	(c)	At constant entry, save old frame pointer to stack, set new frame pointer, and	-	_	_	_	_	_	-	_	_	-
UNLINK		1	5	0	(c)	allocate local pointer area At constant entry, retrieve old frame pointer from stack.	-	-	_	_	_	-	_	_	_	-
RET * ⁸ RETP * ⁹		1 1	4 6	0 0	(c) (d)	Return from subroutine Return from subroutine			-	-	-	_	-	-	-	- -

Table 20 Branch 2 Instructions [19 Instructions]

*1: 5 when branching, 4 when not branching

*2: 13 when branching, 12 when not branching

*3: 7 + (a) when branching, 6 + (a) when not branching

*4: 8 when branching, 7 when not branching

*5: 7 when branching, 6 when not branching

*6: 8 + (a) when branching, 7 + (a) when not branching

*7: Set to $3 \times (b) + 2 \times (c)$ when an interrupt request occurs, and $6 \times (c)$ for return.

*8: Retrieve (word) from stack

*9: Retrieve (long word) from stack

*10: In the CBNE/CWBNE instruction, do not use the RWj+ addressing mode.

Mnemonic#PUSHW A1PUSHW AH1		~		–	Operation	LH	AH	1	S	Т	Ν	Ζ	v	С	RMW
			RG	B	•			•	3		N	2	v	U	1/141 44
		4	0	(c)	word (SP) \leftarrow (SP) -2, ((SP)) \leftarrow (A)	-	-	-	-	-	-	-	-	-	-
		4	0	(c)	word (SP) \leftarrow (SP) –2, ((SP)) \leftarrow (AH)	-	-	-	-	-	-	-	-	-	-
PUSHW PS 1		4 *3	0 *5	(C) *4	word (SP) \leftarrow (SP) –2, ((SP)) \leftarrow (PS)	-	-	-	-	-	-	-	-	-	-
PUSHW rlst 2		^3	~5	~4	$(SP) \leftarrow (SP) - 2n, ((SP)) \leftarrow (rlst)$	-	-	-	-	-	-	_	-	_	_
POPW A 1		3	0	(c)	word (A) \leftarrow ((SP)), (SP) \leftarrow (SP) +2	_	*	_	_	_	_	_	_	_	_
POPW AH 1		3	0	(c)	word (AH) \leftarrow ((SP)), (SP) \leftarrow (SP) +2	_	_	_	_	_	_	_	_	_	_
POPW PS 1		4	0	(c)	word (PS) \leftarrow ((SP)), (SP) \leftarrow (SP) +2	_	_	*	*	*	*	*	*	*	-
POPW rlst 2		*2	*5	*4	$(rlst) \gets ((SP)), (SP) \gets (SP) + 2n$	_	—	-	-	_	_	-	-	-	-
JCTX @A 1		14	0	6× (c)	Context switch instruction	_	_	*	*	*	*	*	*	*	_
		17	0	0/ (0)											
AND CCR, #imm8 2		3	0	0	byte (CCR) \leftarrow (CCR) and imm8	_	_	*	*	*	*	*	*	*	_
OR CCR, #imm8 2		3	0	0	byte $(CCR) \leftarrow (CCR)$ or imm8	-	-	*	*	*	*	*	*	*	-
MOV RP, #imm8 2		2	0	0	byte (RP) ←imm8	_	_	_	_	_	_	_	_	_	_
MOV ILM, #imm8 2		2	0	Õ	byte (ILM) ←imm8	_	—	_	—	_	_	_	_	_	_
MOVEA RWi, ear 2		3	1	0	word (RWi) ←ear	-	—	-	-	-	-	-	-	-	-
MOVEA RWi, eam 24		2+ (a)	1	0	word (RWi) ←eam	-	- *	-	-	-	-	-	-	-	-
MOVEA A, ear 2		1	0	0	word(A) ←ear	-	*	-	-	-	-	-	-	-	-
MOVEA A, eam 24	۲ ۲	1+ (a)	0	0	word (A) ←eam	-	*	-	-	-	-	-	-	-	-
ADDSP #imm8 2		3	0	0	word (SP) \leftarrow (SP) +ext (imm8)	_	_	_	_	_	_	_	_	_	_
ADDSP #imm16 3		3	0	0	word $(SP) \leftarrow (SP)$ +imm16	-	—	-	-	_	_	-	-	-	-
MOV A, brgl 2		*1	0	0	byte (A) ← (brgl)	Z	*	_	_	_	*	*	_	_	_
MOV brg2, A 2		1	0	0	byte (brg2) \leftarrow (A)	-	_	_	_	_	*	*	_	_	_
		'	U	0											
NOP 1		1	0	0	No operation	_	-	-	-	_	_	—	-	_	_
ADB 1		1	0	0	Prefix code for accessing AD space	_	-	-	-	_	_	-	-	_	-
DTB 1		1	0	0	Prefix code for accessing DT space	-	—	-	-	-	-	-	-	-	-
PCB 1		1	0	0	Prefix code for accessing PC space	-	-	—	-	-	-	-	-	-	-
SPB 1		1	0	0	Prefix code for accessing SP space	-	-	-	-	-	-	-	-	-	-
NCC 1		1	0	0	Prefix code for no flag change	-	-	-	-	-	-	-	-	-	-
CMR 1		1	0	0	Prefix code for common register bank	-	-	—	-	-	-	-	-	-	-

Table 21	Other Control Instructions	(Byte/Word/Long Word) [28 Instructions]
----------	-----------------------------------	---

*1: PCB, ADB, SSB, USB, and SPB : 1 state

DTB, DPR

: 2 states

*2: 7 + 3 × (pop count) + 2 × (last register number to be popped), 7 when rlst = 0 (no transfer register)

*3: 29 +3 × (push count) – 3 × (last register number to be pushed), 8 when rlst = 0 (no transfer register)

*4: Pop count \times (c), or push count \times (c)

*5: Pop count or push count.

Mnemonic	#	~	RG	В	Operation	LH	AH	I	s	т	Ν	z	v	С	RMW
MOVB A, dir:bp MOVB A, addr16:bp MOVB A, io:bp	3 4 3	5 5 4	0 0 0	(b) (b) (b)	byte (A) \leftarrow (dir:bp) b byte (A) \leftarrow (addr16:bp) b byte (A) \leftarrow (io:bp) b	Z Z Z	* *				* *	* * *		-	_ _ _
MOVB dir:bp, A MOVB addr16:bp, A MOVB io:bp, A	3 4 3	7 7 6	0 0 0	2× (b) 2× (b) 2× (b)	bit (dir:bp) $b \leftarrow (A)$ bit (addr16:bp) $b \leftarrow (A)$ bit (io:bp) $b \leftarrow (A)$	- - -	_ _ _				* *	* *		_ _ _	* * *
SETB dir:bp SETB addr16:bp SETB io:bp	3 4 3	7 7 7	0 0 0	2× (b) 2× (b) 2× (b)	bit (dir:bp) b \leftarrow 1 bit (addr16:bp) b \leftarrow 1 bit (io:bp) b \leftarrow 1	- - -	_ _ _							_ _ _	* * *
CLRB dir:bp CLRB addr16:bp CLRB io:bp	3 4 3	7 7 7	0 0 0	2× (b) 2× (b) 2× (b)	bit (dir:bp) $b \leftarrow 0$ bit (addr16:bp) $b \leftarrow 0$ bit (io:bp) $b \leftarrow 0$	- - -	_ _ _							_ _ _	* * *
BBC dir:bp, rel BBC addr16:bp, rel BBC io:bp, rel	4 5 4	*1 *1 *2	0 0 0	(b) (b) (b)	Branch when (dir:bp) $b = 0$ Branch when (addr16:bp) $b = 0$ Branch when (io:bp) $b = 0$	- - -	_ _ _					* *		_ _ _	- - -
BBS dir:bp, rel BBS addr16:bp, rel BBS io:bp, rel	4 5 4	*1 *1 *2	0 0 0	(b) (b) (b)	Branch when (dir:bp) $b = 1$ Branch when (addr16:bp) $b = 1$ Branch when (io:bp) $b = 1$	- - -	_ _ _					* *		_ _ _	_ _ _
SBBS addr16:bp, rel	5	*3	0	2× (b)	Branch when (addr16:bp) b = 1, bit = 1	-	_	_	_	_	_	*	_	_	*
WBTS io:bp	3	*4	0	*5	Wait until (io:bp) b = 1	-	_	_	-	_	_	_	_	_	-
WBTC io:bp	3	*4	0	*5	Wait until (io:bp) b = 0	-	_	_	-	_	_	_	_	_	_

Table 22 Bit Manipulation Instructions [21 Instructions]

*1: 8 when branching, 7 when not branching

*2: 7 when branching, 6 when not branching

*3: 10 when condition is satisfied, 9 when not satisfied

*4: Undefined count

*5: Until condition is satisfied

Note : For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 23 Accumulator Manipulation Instructions (Byte/Word) [6 Instructions]

Mnemonic	#	~	RG	В	Operation	LH	AH	I	s	т	Ν	z	v	С	RMW
SWAP	1	3	0	0	byte (A) 0 to 7 \leftrightarrow (A) 8 to 15	-	-	-	-	-	Ι	-	Ι	-	-
SWAPW/XCHW A,T	1	2	0	0	word $(AH) \leftrightarrow (AL)$	_	*	_	_	—	—	_	—	_	_
EXT	1	1	0	0	byte sign extension	Х	_	_	_	—	*	*	—	_	_
EXTW	1	2	0	0	word sign extension	—	Х	_	—	-	*	*	—	_	—
ZEXT	1	1	0	0	byte zero extension	Ζ	—	—	—	—	R	*	—	-	—
ZEXTW	1	1	0	0	word zero extension	-	Ζ	-	-	-	R	*	—		-

Mnemonic	#	~	RG	В	Operation	LH	AH	I	s	т	Ν	z	v	С	RMW
MOVS/MOVSI	2	*2	*5	*3	Byte transfer $@AH+ \leftarrow @AL+$, counter = RW0	I	-	-	-	-	١	١	Ι	I	-
MOVSD	2	*2	*5	*3	Byte transfer $@AH- \leftarrow @AL-$, counter = RW0	-	-	-	-	-	-	-	-	-	-
SCEQ/SCEQI	2	*1	*5	*4	Byte retrieval (@AH+) – AL, counter = RW0	_	_	_	_	_	*	*	*	*	_
SCEQD	2	*1	*5	*4	Byte retrieval (@AH–) – AL, counter = RW0	—	—	-	-	-	*	*	*	*	-
FISL/FILSI	2	6m +6	*5	*3	Byte filling $@AH+ \leftarrow AL$, counter = RW0	_	_	-	I	-	*	*	_	Ι	-
MOVSW/MOVSWI	2	*2	*8	*6	Word transfer $@AH+ \leftarrow @AL+$, counter = RW0	_	_	_	_	_	_	_	_	_	_
MOVSWD	2	*2	*8	*6	Word transfer $@AH- \leftarrow @AL-$, counter = RW0	-	-	-	-	-	-	-	-	-	-
SCWEQ/SCWEQI	2	*1	*8	*7	Word retrieval (@AH+) – AL, counter = RW0	_	_	_	_	_	*	*	*	*	_
SCWEQD	2	*1	*8	*7	Word retrieval (@AH–) – AL, counter = RW0	-	—	-	-	-	*	*	*	*	-
FILSW/FILSWI	2	6m +6	*8	*6	Word filling @AH+ \leftarrow AL, counter = RW0	_	_	_	-	_	*	*	-	_	_

Table 24 String Instructions [10 Instructions]

m: RW0 value (counter value)

n: Loop count

*1: 5 when RW0 is 0, 4 + 7 \times (RW0) for count out, and 7 \times n + 5 when match occurs

*2: 5 when RW0 is 0, 4 + 8 \times (RW0) in any other case

*3: (b) \times (RW0) + (b) \times (RW0) when accessing different areas for the source and destination, calculate (b) separately for each.

*4: (b) × n

*5: 2 × (RW0)

*6: (c) \times (RW0) + (c) \times (RW0) when accessing different areas for the source and destination, calculate (c) separately for each.


*7: (c) × n

*8: 2 × (RW0)


■ ORDERING INFORMATION

Part number	Package	Remarks
MB90F428GAPF MB90F423GAPF MB90428GAPF MB90427GAPF MB90423GAPF MB90F428GPF MB90F423GPF MB90428GPF MB90427GPF MB90423GPF	Plastic QFP, 100-pin (FPT-100P-M06)	
MB90F428GAPFV MB90F423GAPFV MB90428GAPFV MB90427GAPFV MB90423GAPFV MB90F428GPFV MB90F423GPFV MB90428GPFV MB90427GPFV MB90423GPFV	Plastic LQFP, 100-pin (FPT-100P-M05)	

PACKAGE DIMENSIONS



(Continued)



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0721, Japan Tel: +81-3-5322-3347 Fax: +81-3-5322-3386

http://edevice.fujitsu.com/

North and South America

FUJITSU MICROELECTRONICS, INC. 3545 North First Street, San Jose, CA 95134-1804, U.S.A. Tel: +1-408-922-9000 Fax: +1-408-922-9179

Customer Response Center *Mon. - Fri.: 7 am - 5 pm (PST)* Tel: +1-800-866-8608 Fax: +1-408-922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Am Siebenstein 6-10, D-63303 Dreieich-Buchschlag, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122

http://www.fujitsu-fme.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LTD. #05-08, 151 Lorong Chuan, New Tech Park, Singapore 556741 Tel: +65-281-0770 Fax: +65-281-0220

http://www.fmap.com.sg/

Korea

FUJITSU MICROELECTRONICS KOREA LTD. 1702 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu,Seoul 135-280 Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111

F0012 © FUJITSU LIMITED Printed in Japan All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The contents of this document may not be reproduced or copied without the permission of FUJITSU LIMITED.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipments, industrial, communications, and measurement equipments, personal or household devices, etc.). CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.