16-bit Proprietary Microcontroller

CMOS

F2MC-16LX MB90480/485 Series

MB90F481/F482/487B/488B/483C MB90F488B/F489B/V480/V485B

■ DESCRIPTION

The MB90480/485 series is a 16-bit general-purpose FUJITSU microcontroller designed for process control in consumer devices and other applications requiring high-speed real-time processing.

The F²MC-16LX CPU core instruction set retains the AT architecture of the F²MC*¹ family, with additional instructions for high-level languages, expanded addressing mode, enhanced multiply-drive instructions, and complete bit processing. In addition, a 32-bit accumulator is provided to enable long-word processing.

The MB90480/485 series features embedded peripheral resources including 8/16-bit PPG, expanded I/O serial interface, UART, 10-bit A/D converter, 16-bit I/O timer, 8/16-bit up/down-counter, PWC timer, I²C*² interface, DTP/ external interrupt, chip select, and 16-bit reload timer.

- *1: F2MC is the abbreviation for FUJITSU Flexible Microcontroller.
- *2: Purchase of Fujitsu I²C components conveys a license under the Philips I²C Patent Rights to use, these components in an I²C system provided that the system conforms to the I²C standard a Specification as defined by Philips.

■ FEATURES

Clock

Minimum instruction execution time: 40.0 ns/6.25 MHz base frequency multiplied $\times 4$ (25 MHz internal operating frequency/3.3 V \pm 0.3 V)

62.5 ns/4 MHz base frequency multiplied \times 4 (16 MHz internal operating frequency/3.0 V \pm 0.3 V) PLL clock multiplier

• Maximum memory space: 16 Mbytes

(Continued)

Be sure to refer to the "Check Sheet" for the latest cautions on development.

"Check Sheet" is seen at the following support page

URL: http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html

"Check Sheet" lists the minimal requirement items to be checked to prevent problems beforehand in system development.



(Continued)

www.datashe

Instruction set optimized for controller applications

Supported data types (bit, byte, word, or long word)

Typical addressing modes (23 types)

32-bit accumulator for enhanced high-precision calculation

Enhanced signed multiplication/division instruction and RETI instruction functions

• Instruction set designed for high-level programming language (C) and multi-task operations System stack pointer adopted

Instruction set symmetry and barrel shift instructions

- Non-multiplex bus/multiplex bus compatible
- Enhanced execution speed
 - 4-byte instruction queue
- Enhanced interrupt functions

8 levels setting with programmable priority, 8 external interrupts

Data transfer function (μDMAC)

Up to 16 channels

• Embedded ROM

Flash versions: 192 Kbytes, 256 Kbytes, 384 Kbytes, MASK versions: 192 Kbytes, 256 Kbytes

Embedded RAM

Flash versions: 4 Kbytes, 6 Kbytes, 10 Kbytes, 24 Kbytes, MASK versions: 10 Kbytes, 16 Kbytes

General purpose ports

Up to 84 ports

(Includes 16 ports with input pull-up resistance settings, 16 ports with output open-drain settings)

A/D converter

8-channel RC sequential comparison type (10-bit resolution, 3.68 μs conversion time (at 25 MHz))

• I²C interface (MB90485 series only) : 1channel, P76/P77 N-ch open drain pin (without P-ch)

Do not apply high voltage in excess of recommended operating ranges to the N-ch open drain pin (with P-ch) in MB90V485B.

- μPG (MB90485 series only) : 1 channel
- UART: 1 channel
- Extended I/O serial interface (SIO): 2 channels
- 8/16-bit PPG: 3 channels (with 8-bit × 6 channel/16-bit × 3 channel mode switching function)
- 8/16-bit up/down counter/timer: 1 channel (with 8-bit × 2 channels/16-bit × 1-channel mode switching function)
- PWC (MB90485 series only) : 3 channels (Capable of compare the inputs to two of the three)
- 3 V/5 V I/F pin (MB90485 series only)

P20 to P27, P30 to P37, P40 to P47, P70 to P77

- 16-bit reload timer: 1 channel
- 16-bit I/O timer: 2 channels input capture, 6 channels output compare, 1 channel free run timer
- · On chip dual clock generator system
- Low-power consumption mode

With stop mode, sleep mode, CPU intermittent operation mode, watch mode, timebase timer mode

- Packages : QFP 100/LQFP 100
- Process : CMOS technology
- Power supply voltage: 3 V, single power supply (some ports can be operated by 5 V power supply at MB90485 series)

■ PRODUCT LINEUP

• MB90480 series

a ltem u.com	Part number	MB90F481	MB90F482	MB90V480			
Classificati		Flash men	 nory product	Evaluation product			
ROM size		192 Kbytes	256 Kbytes				
RAM size		4 Kbytes	6 Kbytes	16 Kbytes			
		Number of ins	-	101107100			
CPU functi	on	Instruction bit Instruction ler Data bit lengt	length : 8-bit, 16-bit ngth : 1 byte to 7 h : 1-bit, 8-bit,	bytes			
Ports							
UART		1 channel, start-stop sy	nchronized				
8/16-bit PP	G	8-bit × 6 channels/16-bi	$t \times 3$ channels				
8/16-bit up/ counter/tim		Event input pins: 6, 8-b 8-bit reload/compare re					
	16-bit free run timer	Number of channels : 1 Overflow interrupt					
16-bit I/O timers	Output compare (OCU)	Number of channels : 6 Pin input factor : A match signal of compare register					
	Input capture (ICU)	Number of channels : 2 Rewriting a register value upon a pin input (rising, falling, or both edges)					
DTP/exterr	nal interrupt circuit	Number of external interrupt pin channels : 8 (edge or level detection)					
Extended I	O serial interface	Embedded 2 channels					
Timebase t	imer	18-bit counter Interrupt cycles: 1.0 ms	, 4.1 ms, 16.4 ms, 131.1	ms (at 4 MHz base oscillato			
A/D conver	ter	Conversion resolution: 8/10-bit, switchable One-shot conversion mode (converts selected channel 1 time only) Scan conversion mode (conversion of multiple consecutive channels, programmable up to 8 channels) Continuous conversion mode (repeated conversion of selected channels) Stop conversion mode (conversion of selected channels with repeated pause					
Watchdog	timer	Reset generation interval: 3.58 ms, 14.33 ms, 57.23 ms, 458.75 ms (minimum value, at 4 MHz base oscillator)					
Low-power (standby) n	consumption nodes	Stop mode, sleep mode, CPU intermittent operation mode, watch timer mode timebase timer mode					
Process			CMOS				
Туре		Not included security function User pin*1, 3 V/5 V versions					
	ower supply*2			Included			

^{*1:} User pin: P20 to P27, P30 to P37, P40 to P47, P70 to P77

Note : Ensure that you must write to Flash at Vcc = 3.13 V to 3.60 V (3.3 V + 10%, -5%) .

^{*2:} It is setting of Jumper switch (TOOL VCC) when emulator (MB2147-01) is used. Please refer to the MB2147-01 or MB2147-20 hardware manual (3.3 Emulator-dedicated Power Supply switching) about details.

• MB90485 series

Item	Part number	MB90487B	MB90488B	MB90F488B	MB90V485B	MB90F489B	MB90483C		
asheet4u. Classifid		MASK RO	M product	Flash memory product	Evaluation product	Flash memory product	MASK ROM		
ROM si	ze	192 Kbytes	256 Kbytes	256 Kbytes	_	384 Kbytes	256 Kbytes		
RAM size		10 Kbytes	10 Kbytes	10 Kbytes	16 Kbytes	24 Kbytes	16 Kbytes		
CPU fui	nction	Inst Inst Dat	mber of instruction bit len truction bit len truction length a bit length himum instruct	gth : 8-bit : 1 byt	, 16-bit te to 7 bytes , 8-bit, 16-bit ime : 40 ns (25	MHz machine	clock)		
Ports		General-purp General-purp	ose I/O ports (up to 84 (CMOS output) (with pull-up rea (N-ch open dra	sistance)				
UART		1 channel, sta	art-stop synch	ronized					
8/16-bit	PPG	8-bit \times 6 channels/16-bit \times 3 channels							
8/16-bit counter	up/down /timer	Event input pins : 6, 8-bit up/down counters : 2 8-bit reload/compare registers : 2							
	16-bit free run timer	Number of channels : 1 Overflow interrupt							
16-bit I/O timers	Output compare (OCU)	Number of channels : 6 Pin input factor: A match signal of compare register							
	Input capture (ICU)	Number of channels : 2 Rewriting a register value upon a pin input (rising, falling, or both edges)							
DTP/ext	ternal interrupt	Number of external interrupt pin channels: 8 (edge or level detection)							
Extende interface	ed I/O serial e	Embedded 2 channels							
I ² C inter	face*2	1 channel							
μPG		1 channel							
PWC		3 channels							
Timeba	se timer	18-bit counter Interrupt cycles: 1.0 ms, 4.1 ms, 16.4 ms, 131.1 ms (at 4 MHz base oscillator)							
A/D con	overter	One-shot con Scan convers Continuous c	version mode sion mode (cor pro onversion mod	O-bit, switchabl (converts selenversion of mul ogrammable up de (repeated coversion of sele	cted channel 1 tiple consecution to 8 channels conversion of se	ve channels,) lected channel			

(Continued)

Part number Item	MB90487B	MB90488B	MB90F488B	MB90V485B	MB90F489B	MB90483C						
Watchdog timer	Reset genera	Reset generation interval: 3.58 ms, 14.33 ms, 57.23 ms, 458.75 ms (minimum value, at 4 MHz base oscillator)										
Low-power consumption (standby) modes	Stop mode, sleep mode, CPU intermittent operation mode, watch timer mode, timebas timer mode											
Process	CMOS											
Туре	3 V/5 V power supply*1	3 V/5 V power supply*1	3 V/5 V power supply*1 Included security function	3 V/5 V power supply*1	3 V/5 V power supply*1 Included security function	3 V/5 V power supply*1						
Emulator power supply*3	_	_	_	Included	_	_						

^{*1: 3} V/5 V I/F pin: All pins should be for 3 V power supply without P20 to P27, P30 to P37, P40 to P47, and P70 to P77.


Notes : • As for MB90V485B, input pins (PWC0, PWC1, PWC2/EXTC/SCL and SDA pins) for PWC/ μ PG/I²C become CMOS input.

• Ensure that you must write to Flash at Vcc = 3.13 V to 3.60 V (3.3 V + 10%, -5%).

^{*2:} P76/P77 pins are N-ch open drain pins (without P-ch) at built-in I²C. However, MB90V485B uses the N-ch open drain pin (with P-ch).

^{*3:} It is setting of Jumper switch (TOOL VCC) when emulator (MB2147-01) is used.
Please refer to the MB2147-01 or MB2147-20 hardware manual (3.3 Emulator-dedicated Power Supply Switching) about details.


■ PIN ASSIGNMENT



*: These are the pins for MB90485 series. The pins for MB90480 series are P36/A06, P37/A07, P43/A11, P44/A12, P45/A13, P75 to P77.

Note: MB90485 series only

- I²C pin P77 and P76 are N-ch open drain pin (without P-ch) . However, MB90V485B uses the N-ch open drain pin (with P-ch) .
- P20 to P27, P30 to P37, P40 to P47 and P70 to P77 are also used as 3 V/5 V I/F pin.
- As for MB90V485B, input pins (PWC0, PWC1, PWC2/EXTC/SCL and SDA pins) for PWC/μPG/I²C become CMOS input.



*: These are the pins for MB90485 series. The pins for MB90480 series are P36/A06, P37/A07, P43/A11, P44/A12, P45/A13, P75 to P77.

Note: MB90485 series only

- I²C pin P77 and P76 are N-ch open drain pin (without P-ch) . However, MB90V485B uses the N-ch open drain pin (with P-ch) .
- P20 to P27, P30 to P37, P40 to P47 and P70 to P77 are also used as 3 V/5 V I/F pin.
- As for MB90V485B, input pins (PWC0, PWC1, PWC2/EXTC/SCL and SDA pins) for PWC/ μPG/I²C become CMOS input.

■ PIN DESCRIPTIONS

F	Pin No.		I/O	
ww.data9EB	*1 4u.cd -QFP* 2	Pin name	circuit type* ³	Function
82	80	X0	Α	Clock (oscillator) input pin
83	81	X1	Α	Clock (oscillator) output pin
80	78	X0A	Α	Clock (32 kHz oscillator) input pin
79	77	X1A	Α	Clock (32 kHz oscillator) output pin
77	75	RST	В	Reset input pin
		P00 to P07		This is a general purpose I/O port. A setting in the port 0 input resistance register (RDR0) can be used to apply pull-up resistance (RD00-RD07 = "1") . (Disabled when pin is set for output.)
85 to 9	92 83 to 90	AD00 to AD07	C (CMOS)	In multiplex mode, these pins function as the external address/data bus low I/O pins.
		D00 to D07		In non-multiplex mode, these pins function as the external data bus low output pins.
		P10 to P17		This is a general purpose I/O port. A setting in the port 1 input resistance register (RDR1) can be used to apply pull-up resistance (RD10-RD17 = "1") . (Disabled when pin is set for output.)
93 to 100		AD08 to AD15	-	In multiplex mode, these pins function as the external address/data bus high I/O pins.
		D08 to D15		In non-multiplex mode, these pins function as the external data bus high output pins.
		P20 to P23		This is a general purpose I/O port. When the bits of external address output control register (HACR) are set to "1" in external bus mode, these pins function as general purpose I/O ports.
1 to	99,100, 1,2	A16 to A19	E (CMOS/H)	When the bits of external address output control register (HACR) are set to "0" in multiplex mode, these pins function as address high output pins (A16-A19). When the bits of external address output control register (HACR) are set to "0" in non-multiplex mode, these pins function as address high output pins (A16-A19).
		P24 to P27		This is a general purpose I/O port. When the bits of external address output control register (HACR) are set to "1" in external bus mode, these pins function as general purpose I/O ports.
5 to 8	8 3 to 6	A20 to A23	E (CMOS/H)	When the bits of external address output control register (HACR) are set to "0" in multiplex mode, these pins function as address high output pins (A20-A23). When the bits of external address output control register (HACR) are set to "0" in non-multiplex mode, these pins function as address high output pins (A20-A23).
		PPG0 to PPG3		Output pins for PPG.
		P30		This is a general purpose I/O port.
9	7	A00 E (CMOS/	(CMOS/H)	In non-multiplex mode, this pin functions as an external address pin.
		AIN0	,	8/16-bit up/down timer input pin (ch.0) .

ſ	Pin	No.	Pin	I/O				
	QFP*1	LQFP*2	name	circuit type*3		Function		
vww.da	asheet4u	.00M	P31		This is a 🤅	general purpose I/O port.		
	10	8	A01	E (CMOS/H)	In non-mu	ultiplex mode, this pin functions as an external address pin.		
			BIN0	(01/10/07/17)	8/16-bit u	p/down timer input pin (ch.0) .		
Ī			P32	_	This is a (general purpose I/O port.		
	12	10	A02	E (CMOS/H)	8/16-bit up/down timer input pin (ch.0) This is a general purpose I/O port. In non-multiplex mode, this pin functions as an external address pin. 8/16-bit up/down timer input pin (ch.1). This is a general purpose I/O port.			
			ZIN0	(0.11.00/11)				
Ī			P33	_				
	13	11	A03	E (CMOS/H)				
			AIN1	(5557)				
			P34	-				
	14	12	A04	E (CMOS/H)				
			BIN1	(5557)				
			P35	L				
	15	13	A05	E (CMOS/H)	In non-multiplex mode, this pin functions as an external addr			
			ZIN1	(,	8/16-bit u	p/down timer input pin (ch.1)		
			P36, P37	D	MB90480	This is a general purpose I/O port.		
			A06, A07	(CMOS)	series	In non-multiplex mode, this pin functions as an external address pin.		
	16, 17	14, 15	P36, P37			This is a general purpose I/O port.		
	,	,	A06, A07	E (CMOS/H)	MB90485 series	In non-multiplex mode, this pin functions as an external address pin.		
			PWC0, PWC1*4	(======================================		This is a PWC input pin.		
			P40	•	This is a	general purpose I/O port.		
	18	16	A08	G (CMOS/H)	In non-mu	ultiplex mode, this pin functions as an external address pin.		
			SIN2	(====,	Extended	I/O serial interface input pin.		
			P41		This is a general purpose I/O port. In non-multiplex mode, this pin functions as an external address pin. Extended I/O serial interface output pin.			
	19	17	A09	F(CMOS)				
			SOT2					
			P42	0	This is a	general purpose I/O port.		
	20	18	A10	G (CMOS/H)	In non-mu	ultiplex mode, this pin functions as an external address pin.		
			SCK2	, , , ,	Extended	I/O serial interface clock input/output pin.		

	Pin	No.		I/O					
	QFP*1	LQFP*2	Pin name	circuit type* ³		Function			
www.da	t asheet4 t	.eem	P43, P44		NAD-00400	This is a general purpose I/O port.			
			A11, A12	F(CMOS)	MB90480 series	In non-multiplex mode, this pin functions as an external address pin.			
	21, 22	19, 20	P43, P44			This is a general purpose I/O port.			
	,		A11, A12	F(CMOS)	MB90485 series				
		·	MT00, MT01			μPG output pin.			
			P45	F	MB90480	This is a general purpose I/O port.			
			A13	(CMOS)	series	In non-multiplex mode, this pin functions as an external address pin.			
	24	22	P45			This is a general purpose I/O port.			
			A13	G (CMOS/H)	MB90485 series	In non-multiplex mode, this pin functions as an external address pin.			
		,	EXTC*4			μPG input pin.			
			P46, P47		This is a general purpose I/O port.				
	25, 26	23, 24	A14, A15	F (CMOS)	In non-multiplex mode, this pin functions as an external address pin.				
			OUT4/ OUT5	(CIVIOS)	Output co	ompare event output pins.			
	70	68	P50	D		general purpose I/O port. In external bus mode, this pin as the ALE pin.			
	70	00	ALE	(CMOS)	In externa (ALE) sig	al bus mode, this pin functions as the address load enable nal pin.			
	71	60	P51	D		general purpose I/O port. In external bus mode, this pin as the RD pin.			
	71	69	RD	(CMOS)	In externa	al bus mode, this pin functions as the read strobe output (RD)			
			P52	D		general purpose I/O port. In external bus mode, when the WRE EPCR register is set to "1", this pin functions as the WRL pin.			
	72	70	WRL	(CMOS)	In external bus mode, this pin functions as the lower data write stroutput (WRL) pin. When the WRE bit in the EPCR register is set to this pin functions as a general purpose I/O port.				
			P53	D	This is a general purpose I/O port. In external bus mode with 16-bit bus width, when the <u>WRE</u> bit in the EPCR register is set to "1", this pin functions as the WRH pin.				
	73	71	WRH	WRH D (CMOS)		In external bus mode with 16-bit bus width, this pin functions as the upper data write strobe output (WRH) pin. When the WRE bit in the EPCR register is set to "0", this pin functions as a general purpose I/O port.			

ſ	Pin	No.		I/O					
	QFP*1	LQFP*2	Pin name	circuit type*3	Function				
www.da	rasheet4u 74		P54	D	This is a general purpose I/O port. In external bus mode, when the HDE bit in the EPCR register is set to "1", this pin functions as the HRQ pin.				
	74	72	HRQ	(CMOS)	In external bus mode, this pin functions as the hold request input (HRQ) pin. When the HDE bit in the EPCR register is set to "0", this pin functions as a general purpose I/O port.				
	75	73	P55	D	This is a general purpose I/O port. In external bus mode, when the HDE bit in the EPCR register is set to "1", this pin functions as the HAK pin.				
	73	73	HAK	(CMOS)	In external bus mode, this pin functions as the hold acknowledge output (HAK) pin. When the HDE bit in the EPCR register is set to "0", this pin functions as a general purpose I/O port.				
	76	74	P56	D	This is a general purpose I/O port. In external bus mode, when the RYE bit in the EPCR register is set to "1", this pin functions as the RDY pin.				
	76	74	RDY	(CMOS)	In external bus mode, this pin functions as the external ready (RDY) input pin. When the RYE bit in the EPCR register is set to "0", this pin functions as a general purpose I/O port.				
	78	76	P57	D	This is a general purpose I/O port. In external bus mode, when the CKE bit in the EPCR register is set to "1", this pin functions as the CLK pin.				
	70	76	CLK	(CMOS)	In external bus mode, this pin functions as the machine cycle clock (CLK) output pin. When the CKE bit in the EPCR register is set to "0", this pin functions as a general purpose I/O port.				
	38 to	26 to 20	P60 to P63	Н	These are general purpose I/O ports.				
	41	36 to 39	AN0 to AN3	(CMOS)	These are the analog input pins for A/D converter.				
	43 to	41 to 44	P64 to P67	Н	These are general purpose I/O ports.				
	46	41 10 44	AN4 to AN7	(CMOS)	These are the analog input pins for A/D converter.				
	27	25	P70	G	This is a general purpose I/O port.				
	21	25	SIN0	(CMOS/H)	This is the UART serial data input pin.				
	28	26	P71	F	This is a general purpose I/O port.				
	20	20	SOT0	(CMOS)	This is the UART serial data output pin.				
	29	27	P72	G	This is a general purpose I/O port.				
	23	21	SCK0	(CMOS/H)	This is the UART serial communication clock I/O pin.				
	30	28	P73	G	This is a general purpose I/O port.				
		20	TIN0	(CMOS/H)	This is the 16-bit reload timer event input pin.				
	31	29	P74	F	This is a general purpose I/O port.				
	0 1		TOT0	(CMOS)	This is the 16-bit reload timer output pin.				

,	Pin	No.		I/O				
www.dat	QFP*1	LQFP*2	Pin name	circuit type*3		Function		
www.ua			P75	F (CMOS)	MB90480 series	This is a general purpose I/O port.		
	32	30	P75	G	MB90485	This is a general purpose I/O port.		
			PWC2*4	(CMOS/H)	series	This is a PWC input pin.		
·			P76	F (CMOS)	MB90480 series	This is a general purpose I/O port.		
	33	31	P76			This is a general purpose I/O port.		
		0.	SCL*4	* ⁴ (NMOS/H) series tion	Serves as the I ² C interface data I/O pin. During operation of the I ² C interface, leave the port output in a high impedance state.			
			P77	F (CMOS)	MB90480 series	This is a general purpose I/O port.		
	34	32	P77			This is a general purpose I/O port.		
	01	02	SDA*4	(NMOS/H)	MB90485 series	Serves as the I ² C interface data I/O pin. During operation of the I ² C interface, leave the port output in a high impedance state.		
•	47 40	4F 46	P80, P81	Е	These are general purpose I/O ports. External interrupt input pins.			
	47, 48	45, 46	IRQ0, IRQ1	(CMOS/H)				
	52 to 57	EO to EE	P82 to P87	E	These are general purpose I/O ports.			
	52 10 57	50 to 55	IRQ2 to IRQ7	(CMOS/H)	External i	interrupt input pins.		
			P90	_	This is a	general purpose I/O port.		
	58	56	SIN1	E (CMOS/H)	Extended	I I/O serial interface data input pin.		
			CS0	(====,	Chip sele	ect 0.		
			P91		This is a	general purpose I/O port.		
	59	57	SOT1	D (CMOS)	Extended	I I/O serial interface data output pin.		
			CS1	(22.2)	Chip sele	ect 1.		
			P92	_	This is a	general purpose I/O port.		
	60	58	SCK1	E (CMOS/H)	Extended	I I/O serial interface clock input/output pin.		
			CS2	(====,	Chip sele	ect 2.		
			P93		This is a	general purpose I/O port.		
	61	59	FRCK	E	When the free run timer is in use, this pin functions as the external clock input pin.			
	O1	58	ADTG	(CMOS/H)	When the trigger in	A/D converter is in use, this pin functions as the external put pin.		
			CS3		Chip sele	ect 3.		
,	62	60	P94	D	This is a	general purpose I/O port.		
	02		PPG4	(CMOS)	PPG time	er output pin.		

(Continued)

	Pin	No.	. .	.I/O		-			
vww.da	QFP*1	LQFP*2	Pin name	circuit type*3	Function				
vww.ua	63	61	P95	D	This is a	general purpose I/O port.			
	63	01	PPG5	(CMOS)	PPG timer output pin.				
	64	62	P96	Е	This is a	general purpose I/O port.			
	04	02	IN0	(CMOS/H)	Input cap	ture ch.0 trigger input pin.			
	65	63	P97	E	This is a	general purpose I/O port.			
	65	03	IN1	(CMOS/H)	Input cap	ture ch.1 trigger input pin.			
	66 to 60	64 to 67	PA0 to PA3	D	These are	e general purpose I/O ports.			
	66 to 69	64 to 67	OUT0 to OUT3	(CMOS)	Output compare event output pins.				
	35	33	AVcc	_	A/D converter analog power supply input pin.				
	36	34	AVRH	_	A/D conv	erter reference voltage input pin.			
	37	35	AVss	_	A/D conv	erter GND pin.			
	49 to 51	47 to 49	MD0 to MD2	J (CMOS/H)	Operating	g mode selection input pins.			
	84	82	Vcc3	_	3.3 V ± 0.	3 V power supply pins (Vcc3) .			
					MB90480 series	3.3 V \pm 0.3 V power supply pin. Usually, use Vcc = Vcc3 = Vcc5 as a 3 V power supply.			
	23	21	Vcc5	_	MB90485 series	3 V/5 V power supply pin. 5 V power supply pin when P20 to P27, P30 to P37, P40 to P47, P70 to P77 are used as 5 V I/F pins. Usually, use $V_{\rm CC} = V_{\rm CC} 3 = V_{\rm CC} 5$ as a 3 V power supply (when the 3 V power supply is used alone) .			
	11, 42, 81	9, 40, 79	Vss	_	GND pins	S.			


*1: QFP: FPT-100P-M06

*2: LQFP: FPT-100P-M05

*3 : For the I/O circuit type, refer to "■ I/O CIRCUIT TYPES".

*4 : As for MB90V485B, input pins become CMOS input.

■ I/O CIRCUIT TYPES



(Continued) Circuit Type Remarks CMOS level input/output • With open drain control www.datasheet4u.com Open drain control signal F CMOS • CMOS level output · Hysteresis input Open drain • With open drain control control signal G Hysteresis input • CMOS level input/output P-ch · Analog input Н - CMOS Analog input · Hysteresis input • N-ch open drain output Digital output ı (Flash memory product) (Flash memory product) CMOS level input • With high voltage control for flash testing Control signal J → Mode input Diffusion resistance (MASK ROM product) (MASK ROM product) Hysteresis input Hysteresis input

■ HANDLING DEVICES

Be careful never to exceed maximum rated voltages (preventing latch-up)

In CMOS IC devices, a condition known as latch-up may occur if voltages higher than Vcc or lower than Vss are www.datashapplied to input or output pins other than medium-or high-voltage pins, or if the voltage applied between Vcc and Vss pins exceeds the rated voltage level.

When latch-up occurs, the power supply current increases rapidly causing the possibility of thermal damage to circuit elements. Therefore it is necessary to ensure that maximum ratings are not exceeded in circuit operation. Similarly, when turning the analog power supply on or off, it is necessary to ensure that the analog power supply voltages (AV $_{\rm CC}$ and AVRH) and analog input voltages do not exceed the digital power supply (V $_{\rm CC}$).

2. Treatment of unused pins

Leaving unused input pins unconnected can cause abnormal operation or latch-up, leading to permanent damage. Unused input pins should always be pulled up or down through resistance of at least $2 \text{ k}\Omega$. Any unused input/output pins may be set to output mode and left open, or set to input mode and treated the same as unused input pins.

3. Treatment of Power Supply Pins (Vcc/Vss)

When multiple Vcc/Vss pins are present, device design considerations for prevention of latch-up and unwanted electromagnetic interference, abnormal strobe signal operation due to ground level rise, and conformity with total output current ratings require that all power supply pins must be externally connected to power supply or ground.

Consideration should be given to connecting power supply sources to the $V_{\rm CC}/V_{\rm SS}$ pins of this device with as low impedance as possible. It is also recommended that a bypass capacitor of approximately 0.1 μ F be placed between the $V_{\rm CC}$ and $V_{\rm SS}$ lines as close to this device as possible.

4. Crystal Oscillator Circuits

Noise around the X0/X1, or X0A/X1A pins may cause this device to operate abnormally. In the interest of stable operation it is strongly recommended that printed circuit board artwork places ground bypass capacitors as close as possible to the X0/X1, X0A/X1A and crystal oscillator (or ceramic oscillator) and that oscillator lines do not cross the lines of other circuits.

5. Precautions when turning the power supply on

In order to prevent abnormal operation in the chip's internal step-down circuits, a voltage rise time during poweron of 50 μ s (0.2 V to 2.7 V) or greater should be assured.

6. Supply Voltage Stabilization

Even within the operating range of $V_{\rm CC}$ supply voltage, rapid voltage fluctuations may cause abnormal operation. As a standard for power supply voltage stability, it is recommended that the peak-to-peak $V_{\rm CC}$ ripple voltage at commercial supply frequency (50 MHz to 60 MHz) be 10 % or less of $V_{\rm CC}$, and that the transient voltage fluctuation be no more than 0.1 V/ms or less when the power supply is turned on or off.

7. Proper power-on/off sequence

The A/D converter power (AVcc, AVRH) and analog input (AN0 to AN7) must be turned on after the digital power supply (Vcc) is turned on. The A/D converter power (AVcc, AVRH) and analog input (AN0 to AN7) must be shut off before the digital power supply (Vcc) is shut off. Care should be taken that AVRH does not exceed AVcc. Even when pins used as analog input pins are doubled as input ports, be sure that the input voltage does not exceed AVcc.

8. Treatment of power supply pins on models with A/D converters

Even when the A/D converters are not in use, be sure to make the necessary connections $AV_{CC} = AVRH = V_{CC}$, and $AV_{SS} = V_{SS}$.

www.datasheet4u.com


9. Notes on Using Power Supply

Only the MB90485 series usually uses a 3 V power supply. By setting Vcc3 = 3 V power supply and Vcc5 = 5 V power supply, P20 to P27, P30 to P37, P40 to P47 and P70 to P77 can be interfaced as 5 V power supplies separately from the main 3 V power supply. Note that the analog power supplies (such as AVcc and AVss) for the A/D converter can be used only as 3 V power supplies.

10. Notes on Using External Clock

Even when using an external clock signal, an oscillation stabilization delay is applied after a power-on reset or when recovering from sub-clock or stop mode. When using an external clock, 25 MHz should be the upper frequency limit.

The following figure shows a sample use of external clock signals.



11. Treatment of NC pins

NC (internally connected) pins should always be left open.

12. Notes on during operation of PLL clock mode

On this microcontroller, if in case the crystal oscillator breaks off or an external reference clock input stops while the PLL clock mode is selected, a self-oscillator circuit contained in the PLL may continue its operation at its self-running frequency. However, Fujitsu will not guarantee results of operation if such failure occurs.


13. When the MB90480/485 series microcontroller is used as a single system

When the MB90480/485 series microcontroller is used as a single system, use connections so the X0A = Vss, and X1A = Open.

14. Writing to Flash memory

For writing to Flash memory, always ensure that the operating voltage Vcc is between 3.0 V and 3.6 V.

■ BLOCK DIAGRAM



P00 to P07 (8 pins): with an input pull-up resistance setting register. P10 to P17 (8 pins): with an input pull-up resistance setting register.

P40 to P47 (8 pins): with an open drain setting register. P70 to P77 (8 pins): with an open drain setting register.


MB90485 series only

- I²C pin P77 and P76 are N-ch open drain pin (without P-ch) . However, MB90V485B uses the N-ch open drain pin (with P-ch) .
- P20 to P27, P30 to P37, P40 to P47 and P70 to P77 are also used as 3 V/5 V I/F pin.
- As for MB90V485B, input pins (PWC0, PWC1, PWC2/EXTC/SCL and SDA pins) for PWC/ μPG/I²C become CMOS input.

Note: In the above diagram, I/O ports share internal function blocks and pins. However, when a set of pins is used with an internal module, it cannot also be used as an I/O port.

■ MEMORY MAP

• MB90F481/F482/487B/488B/483C/F488B/V480/V485B/F489B



Model	Address #1	Address #2	Address #3
MB90F481	FC0000 _H *1		001100н
MB90F482	FC0000H		001900н
MB90487B	FD0000 _H		002900н
MB90488B	FC0000H	004000н or 008000н, — selected by the MS bit in	002900н
MB90F488B	FC0000H	the ROMM register	002900н
MB90V480	(FC0000H)		004000н
MB90V485B	(FC0000н)		004000н
MB90483C	FB0000H*4		004000н
MB90F489B	F90000 _H *2	0080000н fixed	006100н*3


^{*1:} No memory cells from FC0000H to FC7FFFH and FE0000H to FE7FFFH.

The upper part of the 00 bank is set up to mirror the image of FF bank ROM, to enable efficient use of small model C compilers. Because the lower 16-bit address of the FF bank and the lower 16-bit address of the 00 bank are the same, enabling reference to tables in ROM without using the for specification in the pointer declaration.


For example, in accessing address $00C000_{H}$ it is actually the contents of ROM at FFC000_H that are accessed. If the MS bit in the ROMM register is set to "0", the ROM area in the FF bank will exceed 48 Kbytes and it is not possible to reflect the entire area in the image in the 00 bank. Therefore the image from FF4000_H to FFFFFF_H is reflected in the 00 bank and the area from FF0000_H to FF3FFF_H can be seen in the FF bank only.

- *2 : In MB90F489B, there is no access to F8 bank and FC bank on the single-chip mode or the internal-ROM external-bus mode.
- www.daks h. Because installed-RAM area is larger than MB90V485B, MB90F489B should execute emulation in an area that is larger than 004000н by the emulation memory area setting on the tool side.
 - *4 : In MB90483C, there is no access to F8 bank to FA bank and FC bank on the single-chip mode or the internal-ROM external-bus mode.

• MB90F489B




• MB90483C




■ F²MC-16L CPU PROGRAMMING MODEL


Dedicated registers



•General purpose registers



Processor status



■ I/O MAP

Address	Register name	Abbreviated register name	Read/ Write	Resource name	Initial value
atash 00 14u.co	Port 0 data register	PDR0	R/W	Port 0	XXXXXXXX
01н	Port 1 data register	PDR1	R/W	Port 1	XXXXXXXX
02н	Port 2 data register	PDR2	R/W	Port 2	XXXXXXXX
03н	03н Port 3 data register		R/W	Port 3	XXXXXXXX
04н	Port 4 data register	PDR4	R/W	Port 4	XXXXXXXX
05н	Port 5 data register	PDR5	R/W	Port 5	XXXXXXXX
06н	Port 6 data register	PDR6	R/W	Port 6	XXXXXXXX
07н	Port 7 data register	PDR7	R/W	Port 7	XXXXXXXXB (MB90480 series) 11XXXXXXB
					(MB90485 series)
08н	Port 8 data register	PDR8	R/W	Port 8	XXXXXXXXB
09н	Port 9 data register	PDR9	R/W	Port 9	XXXXXXXX
0Ан	Port A data register	PDRA	R/W	Port A	XXXXB
0Вн	Up/down timer input enable register		R/W	Up/down timer input control	ХХ000000в
0Сн	Interrupt/DTP enable register	ENIR	R/W		0000000В
0Dн	Interrupt/DTP source register	EIRR	R/W	DTP/external interrupts	XXXXXXXX
0Ен	Request level setting register	ELVR	R/W	DTI /externar interrupts	0000000в
0Fн	Request level setting register	LLVII	R/W		0000000В
10н	Port 0 direction register	DDR0	R/W	Port 0	0000000В
11н	Port 1 direction register	DDR1	R/W	Port 1	0000000В
12н	Port 2 direction register	DDR2	R/W	Port 2	0000000В
13н	Port 3 direction register	DDR3	R/W	Port 3	0000000В
14н	Port 4 direction register	DDR4	R/W	Port 4	0000000В
15н	Port 5 direction register	DDR5	R/W	Port 5	0000000В
16н	Port 6 direction register	DDR6	R/W	Port 6	0000000В
17 н	Port 7 direction register	DDR7	R/W	Port 7	00000000в (MB90480 series) XX000000в
					(MB90485 series)
18н	Port 8 direction register	DDR8	R/W	Port 8	0000000В
19н	Port 9 direction register	DDR9	R/W	Port 9	0000000В
1A ⊦	Port A direction register	DDRA	R/W	Port A	0000в
1Вн	Port 4 output pin register	ODR4	R/W	Port 4 (Open-drain control)	0000000В
1Сн	Port 0 input resistance register	RDR0	R/W	Port 0 (resistance control)	0000000в
1Dн	Port 1 input resistance register	RDR1	R/W	Port 1 (resistance control)	00000000в
1Ен	Port 7 output pin register	ODR7	R/W	Port 7 (Open-drain control)	00000000в (MB90480 series) XX000000в
1F _H	Analog input enable register	ADER	R/W	Port 6, A/D	(MB90485 series)

Read/ **Abbreviated** Address Initial value Resource name Register name register name Write R/W 20_H Serial mode register SMR 00000X00B W. R/W www.datash2et4u.d Serial control register **SCR** 00000100_B **UART** SIDR/SODR R/W XXXXXXXXB 22н Serial input/output register 00001000в 23н SSR R. R/W Serial status register 24н (Reserved area) Communication prescaler control Communication 25н **CDCR** R/W 00--000В register prescaler (UART) 26н ----0000в SMCS0 R/W Serial mode control status register 0 27н 0000010_B SIO1 (ch.0) 28н SDR0 R/W XXXXXXXXB Serial data register 0 Communication Communication prescaler control 29н SDCR0 R/W prescaler 0---0000в register 0 SIO1 (ch.0) 2Ан ----0000в SMCS1 Serial mode control status register 1 R/W 2Вн 0000010в SIO2 (ch.1) SDR1 R/W XXXXXXXXB 2Сн Serial data register 1 Communication Communication prescaler control 2D_H R/W prescaler SDCR1 0---0000в register 1 SIO2 (ch.1) 2Ен PPLL0 R/W Reload register L (ch.0) XXXXXXXX 2Fн Reload register H (ch.0) PPLH0 R/W XXXXXXXXB PPLL1 R/W 30н Reload register L (ch.1) **XXXXXXXX**B 31н PPLH1 R/W Reload resister H (ch.1) XXXXXXXXB 32н Reload register L (ch.2) PPLL2 R/W **XXXXXXXX**B 33н PPLH2 R/W XXXXXXXX Reload register H (ch.2) 34н Reload register L (ch.3) PPLL3 R/W XXXXXXXXB 35н Reload register H (ch.3) PPLH3 R/W XXXXXXXX_B 36н Reload register L (ch.4) PPLL4 R/W XXXXXXXXB 8/16-bit PPG (ch.0 to ch.5) 37н PPLH4 R/W XXXXXXXXB Reload register H (ch.4) 38н PPLL5 R/W XXXXXXXX Reload register L (ch.5) 39н Reload register H (ch.5) PPLH5 R/W **XXXXXXXX**B PPG0 operating mode control register PPGC0 R/W ЗАн 0X000XX1B 3Вн PPG1 operating mode control register PPGC1 R/W 0X00001B 3Сн PPG2 operating mode control register PPGC2 R/W 0X000XX1в 3Dн R/W PPG3 operating mode control register PPGC3 0Х00001в 3Ен PPG4 operating mode control register PPGC4 R/W 0X000XX1B PPG5 operating mode control register PPGC5 R/W 0Х000001в 3F_H 40н PPG0, PPG1 output control register PPG01 R/W 8/16-bit PPG 0000000B 41н (Reserved area) 42н PPG2, PPG3 output control register PPG23 R/W 8/16-bit PPG 0000000B (Reserved area) 43н

Address	Register name	Abbre- viated register name	Read/ Write	Resource name	Initial value
tash ∉44 µ.con	PPG4, PPG5 output control register	PPG45	R/W	8/16-bit PPG	0000000В
45н	(P	eserved a	rea)		
46н	Control status register	ADCS1	R/W		0000000в
47н	Outiful status register	ADCS2	W, R/W	A/D converter	0000000в
48н	Data register	ADCR1	R	A/D conventer	XXXXXXXX
49н	Data Tegister	ADCR2	W, R		00000XXXв
4Ан	Output compare register (ch.0) lower digits	OCCP0	R/W		0000000В
4Вн	Output compare register (ch.0) upper digits	OCCFU	III/ VV		0000000в
4Сн	Output compare register (ch.1) lower digits	OCCD1	DAM		0000000в
4Dн	Output compare register (ch.1) upper digits	OCCP1	R/W		0000000в
4Ен	Output compare register (ch.2) lower digits	OCCDO	DAM		0000000в
4 Fн	Output compare register (ch.2) upper digits	OCCP2	R/W	 	0000000в
50н	Output compare register (ch.3) lower digits	00000	DAM		0000000в
51н	Output compare register (ch.3) upper digits	OCCP3	R/W	16-bit	0000000в
52н	Output compare register (ch.4) lower digits	00001	DAM	input/output timer output compare (ch.0 to ch.5)	0000000в
53н	Output compare register (ch.4) upper digits	OCCP4	R/W		0000000в
54н	Output compare register (ch.5) lower digits	00005	DAM		0000000в
55н	Output compare register (ch.5) upper digits	OCCP5	R/W		0000000в
56н	Output control register (ch.0)	OCS0	R/W		000000в
57н	Output control register (ch.1)	OCS1	R/W		00000в
58н	Output control register (ch.2)	OCS2	R/W		000000в
59н	Output control register (ch.3)	OCS3	R/W		00000в
5Ан	Output control register (ch.4)	OCS4	R/W		000000в
5Вн	Output control register (ch.5)	OCS5	R/W		00000в
5Сн	Input capture data register (ch.0) lower digits	IPCP0	R		XXXXXXX
5Dн	Input capture data register (ch.0) upper digits	IFCFU	R	16-bit input/output	XXXXXXX
5Ен 5Ен	Input capture data register (ch.1) lower digits	IPCP1	R	timer input capture (ch.0, ch.1)	XXXXXXX
	Input capture data register (ch.1) upper digits	IFUFI	R		XXXXXXX
60н	Input capture control status register	ICS01	R/W		0000000В
61н	(P	eserved a	irea)		

(Continued)

www.DataSheet4U.com

Abbreviated Read/ **Address** Register name Resource name Initial value register Write name 62н Timer counter data register lower digits TCDT R/W 0000000B www.data 63н Timer counter data register upper digits TCDT R/W 0000000В 64н Timer control status register TCCS R/W 0000000В 16-bit input/output timer free run timer 65н Timer control status register TCCS R/W 0--00000в 66н Compare clear register lower digits XXXXXXXX **CPCLR** R/W 67н Compare clear register upper digits XXXXXXXXB Up/down count register (ch.0) UDCR0 0000000В 68н R 69н Up/down count register (ch.1) UDCR1 R 0000000В 6Ан Reload/compare register (ch.0) RCR0 W 0000000В 6Вн Reload/compare register (ch.1) RCR1 W 0000000В 8/16-bit up/down Counter control register (ch.0) 6Сн CCRL₀ W, R/W 0X00X000B lower digits Counter control register (ch.0) 6D_H CCRH0 R/W 0000000B upper digits 6Ен (Reserved area) ROM mirroring **ROMM** R/W 6Ен ROM mirror function select register ----+**1**в function Counter control register (ch.1) 70н CCRL1 W. R/W 0X00X000B lower digits Counter control register (ch.1) 8/16-bit up/down **71**н CCRH1 R/W -000000B upper digits 72н Counter status register (ch.0) CSR0 R, R/W 0000000B 73н (Reserved area) 74н Counter status register (ch.1) CSR1 R, R/W 8/16-bit UDC 0000000В 75н (Reserved area) 76н* 0000000В PWC control/status register PWCSR0 R, R/W 77_н* 000000XB PWC (ch.0) 78н^{*} 0000000В PWCR0 R/W PWC data buffer register 79⊦* 0000000B 7**А**н* 0000000В PWC control/status register PWCSR1 R. R/W 7Bн* 000000XB PWC (ch.1) **7С**н* 0000000В R/W PWC data buffer register PWCR1 7Dн* 0000000В 7Eн* 0000000В PWC control/status register PWCSR2 R, R/W 7F_H* 000000XB PWC (ch.2) 80н* 0000000В PWC data buffer register PWCR2 R/W 81н* 0000000В DIVR0 R/W 82н* Dividing ratio control register PWC (ch.0) -----ООв 83н (Reserved area) -----00в 84н* Dividing ratio control register DIVR1 R/W PWC (ch.1) 85н (Reserved area) 86н* DIVR2 R/W PWC (ch.2) Dividing ratio control register -----ООв 87н (Reserved area)

Address	Register name	Abbreviated register name	Read/ Write	Resource name	Initial value
88 _H *	Bus status register	IBSR	R		0000000в
a tasheet4u.cor 89н*	Bus control register	IBCR	R/W		0000000в
8Ан*	Clock control register	ICCR	R/W	I ² C	0XXXXX _B
8Вн*	Address register	IADR	R/W		-XXXXXXXB
8Сн*	Data register	IDAR	R/W		XXXXXXXX
8Dн		(Reserved	area)		
8Ен*	μPG control status register	PGCSR	R/W	μPG	00000в
8Fн to 9Вн		(Disable	d)		
9Сн	μDMAC status register lower digits	DSRL	R/W	μDMAC	0000000в
9Dн	μDMAC status register upper digits	DSRH	R/W	μDMAC	0000000В
9Ен	Program address detection control status resister	PACSR	R/W	Address match detection function	0000000в
9Fн	Delayed interrupt source general/cancel register	DIRR	R/W	Delayed interrupt generator module	Ов
А0н	Low-power consumption mode control register	LPMCR	W, R/W	Low-power consumption	00011000в
А1 н	Clock select register	CKSCR	R, R/W	Low-power consumption	11111100в
А2 н, А3 н		(Reserved	area)		
А4 н	μDMAC stop status register	DSSR	R/W	μDMAC	0000000В
А 5н	Automatic ready function select register	ARSR	W	External pins	001100в
А6 н	External address output control register	HACR	W	External pins	******B
А7 н	Bus control signal select register	EPCR	W	External pins	1000*10 -в
А8 н	Watchdog timer control register	WDTC	R, W	Watchdog timer	XXXXX111 _B
А9 н	Timebase timer control register	TBTC	W, R/W	Timebase timer	1XX00100в
ААн	Watch timer control register	WTC R, R/W		Watch timer	10001000в
АВн		(Reserved			
АСн	μDMAC enable register lower digits	DERL	R/W	μDMAC	0000000в
ADн	μDMAC enable register upper digits	DERH	R/W	μDMAC	0000000в
АЕн	Flash memory control status register	FMCS	W, R/W	Flash memory interface	000Х0000в
АГн		(Disable	d)		
В0н	Interrupt control register 00	ICR00	W, R/W		XXXX0111 _B
В1н	Interrupt control register 01	ICR01	W, R/W		XXXX0111 _B
В2н	Interrupt control register 02	ICR02	W, R/W		XXXX0111 _B
ВЗн	Interrupt control register 03	ICR03	W, R/W		XXXX0111в
В4н	Interrupt control register 04	ICR04	W, R/W	Interrupt controller	XXXX0111 _B
В5н	Interrupt control register 05	ICR05	W, R/W		XXXX0111 _B
В6н	Interrupt control register 06	ICR06	W, R/W		XXXX0111в
В7н	Interrupt control register 07	ICR07	W, R/W		XXXX0111в
В8н	Interrupt control register 08	ICR08	W, R/W		XXXX0111в

(Continued)

www.

Register name	Abbreviated register name	Read/ Write	Resource name	Initial value
Interrupt control register 09	ICR09	W, R/W		XXXX0111в
Interrupt control register 10	ICR10	W, R/W		XXXX0111в
Interrupt control register 11	ICR11	W, R/W		XXXX0111 _B
Interrupt control register 12	ICR12	W, R/W	Interrupt controller	XXXX0111 _B
Interrupt control register 13	ICR13	W, R/W		XXXX0111 _B
Interrupt control register 14	ICR14	W, R/W		XXXX0111 _B
Interrupt control register 15	ICR15	W, R/W		XXXX0111 _B
Chip select area mask register 0	CMR0	R/W		00001111в
Chip select area register 0	CAR0	R/W		11111111В
Chip select area mask register 1	CMR1	R/W		00001111в
Chip select area register 1	CAR1	R/W		11111111в
Chip select area mask register 2	CMR2	R/W	Chip select	00001111в
Chip select area register 2	CAR2	R/W	function	11111111
Chip select area mask register 3	CMR3	R/W		00001111в
Chip select area register 3	CAR3	R/W		11111111
Chip select control register	CSCR	R/W		000*в
Chip select active level register	CALR	R/W		0000в
Timer central statue register	TMCCD	D/M/		0000000
Timer control status register	IMCSR R/W		16 bit relead timer	0000в
16-bit timer register/	TMD/TMDLD	D/M	To-bit reload timer	XXXXXXXX
16-bit reload register	HVID/ HVIDED	□/ VV		^^^^
	(Reserved	l area)		
PLL output control register	PLLOS	W	Low-power consumption	ХОв
	(External	area)		
	(RAM a	rea)		
Program address detection register 0 (Low order address)				
Program address detection register 0 (Middle order address)	PADR0	R/W	Address match detection function	XXXXXXX
Program address detection register 0 (High order address)				
Program address detection register 1 (Low order address)				
Program address detection register 1 (Middle order address)	PADR1	R/W	Address match detection function	XXXXXXX
Program address detection register 1				
	Interrupt control register 09 Interrupt control register 10 Interrupt control register 11 Interrupt control register 12 Interrupt control register 13 Interrupt control register 14 Interrupt control register 15 Chip select area mask register 0 Chip select area mask register 0 Chip select area mask register 1 Chip select area mask register 1 Chip select area mask register 2 Chip select area mask register 2 Chip select area mask register 3 Chip select area register Chip select active level register Timer control status register 16-bit timer register/ 16-bit reload register PLL output control register Program address detection register 0 (Middle order address) Program address detection register 0 (High order address) Program address detection register 1 (Low order address)	Interrupt control register 09 ICR09 Interrupt control register 10 ICR10 Interrupt control register 11 ICR11 Interrupt control register 12 ICR12 Interrupt control register 13 ICR13 Interrupt control register 14 ICR14 Interrupt control register 15 ICR15 Chip select area mask register 0 CMR0 Chip select area mask register 1 CMR1 Chip select area mask register 1 CMR1 Chip select area mask register 1 CMR1 Chip select area mask register 2 CMR2 Chip select area mask register 2 CMR2 Chip select area mask register 3 CMR3 Chip select area register 3 CAR3 Chip select area register CSCR Chip select active level register Timer control status register Timer control status register CALR Timer control status register PLL output control register (Reserved PLL output control register 0 (Low order address) Program address detection register 0 (Middle order address) Program address detection register 1 (Low order address)	Interrupt control register 09 ICR09 W, R/W Interrupt control register 10 ICR10 W, R/W Interrupt control register 11 ICR11 W, R/W Interrupt control register 12 ICR12 W, R/W Interrupt control register 13 ICR13 W, R/W Interrupt control register 14 ICR14 W, R/W Interrupt control register 15 ICR15 W, R/W Interrupt control register 15 ICR15 W, R/W Interrupt control register 0 CMR0 R/W Chip select area mask register 0 CMR0 R/W Chip select area mask register 1 CMR1 R/W Chip select area mask register 2 CMR2 R/W Chip select area mask register 2 CMR2 R/W Chip select area mask register 3 CMR3 R/W Chip select area mask register 3 CMR3 R/W Chip select area register 3 CAR3 R/W Chip select area register 3 CAR3 R/W Chip select area register 7 CSCR R/W Chip select area register 8 CAR3 R/W Chip select area register 9 CAR2 R/W Chip select area register 9 CAR3 R/W Chip area address detection register 0 (Low order address) Program address detection register 0 (Low order address) Program address detection register 1 (Low order address)	Interrupt control register 09 ICR09 W, R/W Interrupt control register 10 ICR10 W, R/W Interrupt control register 11 ICR11 W, R/W Interrupt control register 12 ICR12 W, R/W Interrupt control register 13 ICR13 W, R/W Interrupt control register 14 ICR14 W, R/W Interrupt control register 15 ICR15 W, R/W Interrupt control register 16 ICR15 W, R/W Interrupt control register 17 ICR15 W, R/W Interrupt control register 10 ICR15 W, R/W Chip select area mask register 0 CMR0 R/W Chip select area register 1 CMR1 R/W Chip select area mask register 1 CMR1 R/W Chip select area mask register 2 CMR2 R/W Chip select area mask register 3 CMR3 R/W Chip select area register 3 CAR3 R/W Chip select area register 3 CAR3 R/W Chip select area register 6 CALR R/W Chip select area register 7 CALR R/W Chip select area register 8 CALR R/W Chip select area register 9 CALR R/W Chip select area register 1 CAR1 R/W Chip select area register 2 CAR2 R/W Chip select area register 3 CAR3 R/W Chip select area register 6 CALR R/W Chip select area register 7 TMCSR R/W Chip select area register 9 CALR R/W Chip select area register 0 CAR2 R/W Chip select area register 0 CAR3 R/W Chip select area register 0 R/W Address match detection function CEXternal area CAR3 R/W Chip select area register 0 CAR3 R/W Chip select area register 0 CAR3 R/W Chip select area register 0 CAR4 R/W Chip select area register 0 CAR5 R/W Chip select a

^{*:} These registers are only for MB90485 series.

They are used as the reserved area on MB90480 series.

(Continued)

Descriptions for read/write R/W: Readable and writable

R : Read only www.datWheet4uWrite only

Descriptions for initial value

The initial value of this bit is "0".The initial value of this bit is "1".

X : The initial value of this bit is undefined.

- : This bit is not used.

the initial value of this bit is "1" or "0".

The value depends on the mode pin (MD2, MD1 and MD0) .

+ : The initial value of this bit is "1" or "0".

The value depends on the RAM area of device.

www.DataSheet4U.com

■ INTERRUPT SOURCES, INTERRUPT VECTORS, AND INTERRUPT CONTROL REGISTERS

India anno and a second	Clear of	μ DMAC	Interru	pt vector	Interrupt co	ntrol regist
Interrupt source asheet4u.com	El ² OS	channel number	Number	Address	Number	Address
Reset	×	_	#08	FFFFDCH	_	_
INT9 instruction	×	_	#09	FFFFD8 _H	_	
Exception	×	_	#10	FFFFD4 _H	_	_
INT0 (IRQ0)	0	0	#11	FFFFD0 _H	ICR00	0000B0
INT1 (IRQ1)	0	×	#12	FFFFCCH	ICHUU	000000
INT2 (IRQ2)	0	×	#13	FFFFC8 _H	ICR01	0000B1
INT3 (IRQ3)	0	×	#14	FFFFC4 _H	ICHUI	000061
INT4 (IRQ4)	0	×	#15	FFFFC0 _H	ICR02	0000B2
INT5 (IRQ5)	0	×	#16	FFFFBC⊢	ICHUZ	000062
INT6 (IRQ6)	0	×	#17	FFFFB8 _H	ICR03	0000B3
INT7 (IRQ7)	0	×	#18	FFFFB4 _H	ICHUS	000005
PWC1 (MB90485 series only)	0	×	#19	FFFFB0н	ICR04	0000B4
PWC2 (MB90485 series only)	0	×	#20	FFFFACH	ICHU4	000064
PWC0 (MB90485 series only)	0	1	#21	FFFFA8 _H	ICDOE	00000
PPG0/PPG1 counter borrow	×	×	#22	FFFFA4 _H	ICR05	0000B5
PPG2/PPG3 counter borrow	×	×	#23	FFFFA0 _H	ICR06	00000
PPG4/PPG5 counter borrow	×	×	#24	FFFF9C _H	ICHUb	0000B6
8/16-bit up/down counter/ timer (ch.0, ch.1) compare/ underflow/overflow/up/down inversion	0	×	#25	FFFF98⊦	ICR07	0000B7
Input capture (ch.0) load	0	5	#26	FFFF94 _H		
Input capture (ch.1) load	0	6	#27	FFFF90⊦	ICDOO	000000
Output compare (ch.0) match	0	8	#28	FFFF8C _H	ICR08	0000B8
Output compare (ch.1) match	0	9	#29	FFFF88 _H	ICDOO	00000
Output compare (ch.2) match	0	10	#30	FFFF84 _H	ICR09	0000B9
Output compare (ch.3) match	0	×	#31	FFFF80⊦	ICR10	0000BA
Output compare (ch.4) match	0	×	#32	FFFF7C _H	IONIU	UUUUBA
Output compare (ch.5) match	0	×	#33	FFFF78⊦	ICR11	0000BE
UART sending completed	0	11	#34	FFFF74 _H	IOITI	UUUUBE
16-bit free run timer overflow, 16-bit reload timer underflow*2	0	12	#35	FFFF70 _H	ICR12	0000BC
UART receiving completed	0	7	#36	FFFF6C _H		
SIO1 (ch.0)	0	13	#37	FFFF68⊦	ICR13	OOOODE
SIO2 (ch.1)	0	14	#38	FFFF64⊦	ionis	0000BD

(Continued)

www.da

	Clear of	μ DMAC	Interru	ot vector	Interrupt control register		
Interrupt source	El ² OS	channel number	Number	Address	Number	Address	
I ² C interface (MB90485 series only)	×	×	#39	FFFF60 _H	ICR14	0000ВЕн	
A/D conversion	0	15	#40	FFFF5C _H			
Flash write/erase, timebase timer, watch timer *1	×	×	#41	FFFF58 _H	ICR15	0000BFн	
Delay interrupt generator module	×	×	#42	FFFF54 _H	IUMIS	UUUUDFH	

- $\times\,\,$: Interrupt request flag is not cleared by the interrupt clear signal.
- : Interrupt request flag is cleared by the interrupt clear signal.
- \odot : Interrupt request flag is cleared by the interrupt clear signal (stop request present) .
- *1: The Flash write/erase, timebase timer, and watch timer cannot be used at the same time.
- *2: When the 16-bit reload timer underflow interrupt is changed from enable (TMCSR: INTE = 1) to disable (TMCSR: INTE = 0), disable the interrupt in the interrupt control register (ICR12: IL2 to 0: 111_B), then set the INTE bit to 0.

Note: If there are two interrupt sources for the same interrupt number, the resource will clear both interrupt request flags at the El²OS/ μ DMAC interrupt clear signal. Therefore if either of the two sources uses the El²OS/ μ DMAC function, the other interrupt function cannot be used. The interrupt request enable bit for the corresponding resource should be set to "0" and interrupt requests from that resource should be handled by software polling.

■ PERIPHERAL RESOURCES

1. I/O Ports

The I/O ports perform the functions of either sending data from the CPU to the I/O pins, or loading information www.datasfrom.the I/O into the CPU, according to the setting of the corresponding port data register (PDR). The input/output direction of each I/O pin can be set in individual bit units by the port direction register (DDR) for each I/O port.

The MB90480/485 series has 84 input/output pins. The I/O ports are port 0 through port A.

(1) Port Data Registers

PDR0	7	6	5	4	3	2	1	0	Initial value	Access
Address : 000000 _H	P07	P06	P05	P04	P03	P02	P01	P00	Undefined	R/W*1
PDR1	7	6	5	4	3	2	1	0		
Address : 000001 _H	P17	P16	P15	P14	P13	P12	P11	P10	Undefined	R/W*1
PDR2	7	6	5	4	3	2	1	0		
Address: 000002H	P27	P26	P25	P24	P23	P22	P21	P20	Undefined	R/W*1
PDR3	7	6	5	4	3	2	1	0		
Address : 000003н	P37	P36	P35	P34	P33	P32	P31	P30	Undefined	R/W*1
PDR4	7	6	5	4	3	2	1	0		
Address: 000004H	P47	P46	P45	P44	P43	P42	P41	P40	Undefined	R/W*1
PDR5	7	6	5	4	3	2	1	0		
Address: 000005н	P57	P56	P55	P54	P53	P52	P51	P50	Undefined	R/W*1
PDR6	7	6	5	4	3	2	1	0		
Address: 000006н	P67	P66	P65	P64	P63	P62	P61	P60	Undefined	R/W*1
PDR7	7	6	5	4	3	2	1	0		
Address : 000007н	P77	P76	P75	P74	P73	P72	P71	P70	Undefined*2	R/W*1
PDR8	7	6	5	4	3	2	1	0		
Address: 000008H	P87	P86	P85	P84	P83	P82	P81	P80	Undefined	R/W*1
PDR9	7	6	5	4	3	2	1	0		
Address : 000009н	P97	P96	P95	P94	P93	P92	P91	P90	Undefined	R/W*1
PDRA	7	6	5	4	3	2	1	0		
Address: 00000AH				_	PA3	PA2	PA1	PA0	Undefined	R/W*1

^{*1:} The R/W indication for I/O ports is somewhat different than R/W access to memory, and involves the following operations.

Input mode

Read: Reads the corresponding signal pin level.

Write: Writes to the output latch.

Output mode

Read: Reads the value from the data register latch.

Write: Outputs the value to the corresponding signal pin.

^{*2:} The initial value of this bit is "11XXXXXXB" on MB90485 series.

(2)	Port	Direction	Registers
-----	------	-----------	-----------

DDR0	7	6	5	4	3	2	1	0	Initial value	Access
Address : 000010 _H	D07	D06	D05	D04	D03	D02	D01	D00	0000000В	R/W
darasheet4u.com DDR1	7	6	5	4	3	2	1	0		
Address : 000011н	D17	D16	D15	D14	D13	D12	D11	D10	0000000В	R/W
DDR2	7	6	5	4	3	2	1	0		
Address: 000012H	D27	D26	D25	D24	D23	D22	D21	D20	0000000В	R/W
DDR3	7	6	5	4	3	2	1	0		
Address : 000013 _H	D37	D36	D35	D34	D33	D32	D31	D30	0000000В	R/W
DDR4	7	6	5	4	3	2	1	0		
Address: 000014H	D47	D46	D45	D44	D43	D42	D41	D40	0000000В	R/W
DDR5	7	6	5	4	3	2	1	0		
Address: 000015H	D57	D56	D55	D54	D53	D52	D51	D50	0000000В	R/W
DDR6	7	6	5	4	3	2	1	0		
Address: 000016 _H	D67	D66	D65	D64	D63	D62	D61	D60	0000000В	R/W
DDR7	7	6	5	4	3	2	1	0		
Address: 000017 _H	D77*1	D76*1	D75	D74	D73	D72	D71	D70	00000000B*2	R/W
DDR8	7	6	5	4	3	2	1	0		
Address: 000018 _H	D87	D86	D85	D84	D83	D82	D81	D80	0000000В	R/W
DDR9	7	6	5	4	3	2	1	0		
Address : 000019н	D97	D96	D95	D94	D93	D92	D91	D90	0000000В	R/W
DDRA	7	6	5	4	3	2	1	0		
Address : 00001AH	_	_	_	_	DA3	DA2	DA1	DA0	0000в	R/W

^{*1 :} The value is set to "-" on MB90485 series only.

Notes: • When any of these registers are accessed using a read-modify-write type instruction (such as a bit set instruction), the bit specified in the instruction will be set to the indicated value. However, the contents of output registers corresponding to any other bits having input settings will be rewritten to the input values of those pins at that time.

For this reason, when changing any pin that has been used for input to output, first write the desired value to the PDR register before setting the DDR register for output.

• P76, P77 (MB90485 series only)

This port has no DDR. To use P77 and P76 as I^2C pins, set the PDR value to "1" so that port data remains enabled (to use P77 and P76 for general purposes, disable I^2C). The port is an open drain output (with no P-ch).

To use it as an input port, therefore, set the PDR to "1" to turn off the output transistor and add a pull-up resistor to the external output.

^{*2 :} The initial value of this bit is "XX0000008" on MB90485 series only.

[•] When a set of pins is functioning as a port, the corresponding signal pins are controlled as follows.

^{0 :} Input mode.

^{1 :} Output mode. Reset to "0".

(3) Port Input Resistance Registers

	RDR0	7	6	5	4	3	2	1	0	Initial value	Access
	Address: 00001CH	RD07	RD06	RD05	RD04	RD03	RD02	RD01	RD00	0000000В	R/W
www.da	RDR1.com	7	6	5	4	3	2	1	0		
	Address: 00001DH	RD17	RD16	RD15	RD14	RD13	RD12	RD11	RD10	0000000В	R/W

These registers control the use of pull-up resistance in input mode.

- 0 : No pull-up resistance in input mode.
- 1 : With pull-up resistance in input mode.

In output mode, these registers have no function (no pull-up resistance) . Input/output mode settings are controlled by the setting of port direction (DDR) registers.

In case of a stop (SPL=1), no pull-up resistance is applied (high impedance). Using of this function is prohibited when an external bus is used. Do not write to these registers.

(4) Port Output Pin Registers

ODR7	7	6	5	4	3	2	1	0	Initial value	Access
Address: 00001EH	OD77*1	OD76*1	OD75	OD74	OD73	OD72	OD71	OD70	00000000в*2	R/W
ODR4	7	6	5	4	3	2	1	0		
Address: 00001BH	OD47	OD46	OD45	OD44	OD43	OD42	OD41	OD40	0000000в	R/W

^{*1 :} The value is set to "—" on MB90485 series only.

These registers control open drain settings in output mode.

- 0 : Standard output port functions in output mode.
- 1 : Open drain output port in output mode.

In input mode, these registers have no function (Hi-Z output) . Input/output mode settings are controlled by the setting of port direction (DDR) registers. Using of this function is prohibited when an external bus is used. Do not write to these registers.

(5) Analog Input Enable Register

ADER	7	6	5	4	3	2	1	0	Initial value	Access
Address : 00001F _H	ADE7	ADE6	ADE5	ADE4	ADE3	ADE2	ADE1	ADE0	11111111в	R/W

This register controls the port 6 pins as follows.

- 0 : Port input/output mode.
- 1 : Analog input mode. The default value at reset is all "1".

(6) Up/down Timer Input Enable Register

UDER	7	6	5	4	3	2	1	0	Initial value	Access
Address : 00000BH	_	_	UDE5	UDE4	UDE3	UDE2	UDE1	UDE0	ХХ000000в	R/W

This register controls the port 3 pins as follows.

- 0 : Port input mode.
- 1 : Up/down timer input mode. The default value at reset is "0".

^{*2 :} The initial value of this bit is "XX0000008" on MB90485 series only.

2. UART


The UART is a serial I/O port for asynchronous (start-stop synchronized) communication as well as CLK synchronized communication.


- www.datashedrull'duplex double buffer
 - Transfer modes: asynchronous (start-stop synchronized), or CLK synchronized (no start bit or stop bit).
 - Multi-processor mode supported.
 - Embedded proprietary baud rate generator

Asynchronous : 76923/38461/19230/9615/500 k/250 kbps

CLK synchronized: 16 M/8 M/4 M/2 M/1 M/500 kbps

- External clock setting available, allows use of any desired baud rate.
- Can use internal clock feed from PPG1.
- Data length: 7-bit (asynchronous normal mode only) or 8-bit.
- Master/slave type communication functions (in multi-processor mode) .
- Error detection functions (parity, framing, overrun)
- Transfer signals are NRZ encoded.
- μDMAC supported (for receiving/sending)





38

3. Expanded I/O Serial Interface

The expanded I/O serial interface is an 8-bit × 1-channel serial I/O interface for clock synchronized data transfer. A selection of LSB-first or MSB-first data transfer is provided.

www.datasheet4u.com


There are two serial I/O operation modes.

• Internal shift clock mode : Data transfer is synchronized with the internal clock signal.

• External shift clock mode : Data transfer is synchronized with a clock signal input from the external clock

signal pin (SCK). In this mode the general-purpose port that shares the external clock signal pin (SCK) can be used for transfer according to CPU instructions.

		15	14	13	12	11	10	9	8	Initial value
Address : 0	00027н 0002Вн	SMD2	SMD1	SMD0	SIE	SIR	BUSY	STOP	STRT	0000010в
·		R/W	R/W	R/W	R/W	R/W	R	R/W	R/W	
Address : 0	00026⊨ .	7	6	5	4	3	2	1	0	
	0002Ан	_	_		_	MODE	BDS	SOE	SCOE	0000в
	·	_	_	_	_	R/W	R/W	R/W	R/W	
Serial data regi	ster 0/1 (SI	DR0, SE)R1)							
A d dua a a O	000000	7	6	5	4	3	2	1	0	
Address : 0	00028н 0002Сн	D7	D6	D5	D4	D3	D2	D1	D0	XXXXXXXX
O	10002011	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Communication	n prescaler	control	register	0/1 (SD	CR0, S	DCR1)				
A alabaa a a . O	00000	15	14	13	12	11	10	9	8	
Address : 0	100029н 10002Dн	MD	_	_		DIV3	DIV2	DIV1	DIV0	00000в
ŭ		R/W				R/W	R/W	R/W	R/W	•



4. 8/10-bit A/D Converter

The A/D converter converts analog input voltage to digital values, and provides the following features.

- Conversion time : minimum 3.68 μs per channel
- www.datashee (92 machine cycles at 25 MHz machine clock, including sampling time)
 - Sampling time: minimum 1.92 μs per channel (48 machine cycles at 25 MHz machine clock)
 - RC sequential comparison conversion method, with sample & hold circuit.
 - 8-bit or 10-bit resolution
 - Analog input selection of 8 channels

Single conversion mode: Conversion from one selected channel.

Scan conversion mode: Conversion from multiple consecutive channels, programmable selection of up to 8 channels.


Continuous conversion mode: Repeated conversion of specified channels.

Stop conversion mode: Conversion from one channel followed by a pause until the next activation allows to synchronize with conversion start.

- At the end of A/D conversion, an A/D conversion completed interrupt request can be generated to the CPU.
 The interrupt can be used activate the μDMAC in order to transfer the results of A/D conversion to memory for efficient continuous processing.
- The starting factor conversion may be selected from software, external trigger (falling edge), or timer (rising edge).

(1) Register List

ADCS1	7	6	5	4	3	2	1	0	
Address : 000046 _H	MD1	MD0	ANS2	ANS1	ANS0	ANE2	ANE1	ANE0	1.92.1
	0 R/W	←Initial value ←Bit attributes							
ADCS2	15	14	13	12	11	10	9	8	
Address : 000047 _H	BUSY	INT	INTE	PAUS	STS1	STS0	STRT	Reserved	. Initial value
	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 R/W	0 W	0 R/W	←Initial value ←Bit attributes
ADCR2, ADCR1 (Data	register)							
ADCR1	7	6	5	4	3	2	1	0	
Address: 000048H	D7	D6	D5	D4	D3	D2	D1	D0	. Initial value
	X R	←Initial value ←Bit attributes							
ADCR2	15	14	13	12	11	10	9	8	
Address: 000049H	S10	ST1	ST0	CT1	CT0	_	D9	D8	1 20 1
	0 W	0 W	0 W	0 W	0 W	X R	X R	X R	←Initial value ←Bit attributes



5. 8/16-bit PPG


The 8/16-bit PPG is an 8-bit reload timer module that produces a PPG output using a pulse from the timer operation. Hardware resources include 6 × 8-bit down counters, 12 × 8-bit reload timers, 3 × 16-bit control www.datashregisters, 6 × external pulse output pins, and 6 × interrupt outputs. Note that MB90480/485 series has six channels for 8-bit PPG use, which can also be combined as PPG0 + PPG1, PPG2 + PPG3, and PPG4 + PPG5 to operate as a three-channel 16-bit PPG. The following is a summary of functions.


- 8-bit PPG output 6-channel independent mode: Provides PPG output operation on six independent channels.
- 16-bit PPG output operation mode: Provides 16-bit PPG output on three channels. The six original channels are used in combination as PPG0 + PPG1, PPG2 + PPG3, and PPG4 + PPG5.
- 8 + 8-bit PPG output operation mode: Output from PPG0 (PPG2/PPG4) is used as clock input to PPG1 (PPG3/PPG5) to provide to 8-bit PPG output at any desired period length.
- PPG output operation: Produces pulse waves at any desired period and duty ratio. The PPG module can also be used with external circuits as a D/A converter.

	7	6	5	4	3	2	1	0	
00003Ан 00003Сн	PEN0	_	PE00	PIE0	PUF0	_	_	Reserved	
00003Сн	R/W 0	×	R/W 0	R/W 0	R/W 0	×		1	Read/write Initial value
PGC1/PPGC	3/PPGC	5 (PPG	i1/PPG3	3/PPG5	operatio	n mode	contro	l register)	
000000	15	14	13	12	11	10	9	8	
00003Вн 00003Dн	PEN1		PE10	PIE1	PUF1	MD1	MD0	Reserved	
00003Fн	R/W 0	×	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	<u> </u>	Read/write Initial value
PG01/PPG23	3/PPG45	5 (PPGC	to PPG	35 outpu	ut contro	l registe	er)		
000040н	7	6	5	4	3	2	1	0	
000040н 000042н	PCS2	PCS1	PCS0	PCM2	PCM1	PCM0	Reserved	Reserved	
000044н	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	Read/write Initial value
PLL0 to PPLI	L5 (Relo	ad regis	ster L)						
00002Ен	7	6	5	4	3	2	1	0	
000030н 000032н	D07	D06	D05	D04	D03	D02	D01	D00	
000032н 000034н 000036н 000038н	R/W X	R/W X	R/W X	R/W X	R/W X	R/W X	R/W X	R/W X	Read/write Initial value
PLH0 to PPL	H5 (Rel	oad reg	ister H)						
00002Fн	15	14	13	12	11	10	9	8	
000031н	D15	D14	D13	D12	D11	D10	D09	D08	
000033н 000035н 000037н 000039н	R/W X	R/W X	R/W X	R/W X	R/W X	R/W X	R/W X	R/W X	Read/write Initial value

(2) Block Diagram

•8-bit PPG ch.0/2/4 block Diagram






6. 8/16-bit up/down Counter/Timer

8/16-bit up/down counter/timer consists of up/down counter/timer circuits including six event input pins, two www.datash8-bit up/down counters, two 8-bit reload/compare registers, as well as the related control circuits.

- Individual control over interrupts at compare, reload (underflow) and overflow events.
- Count direction flag enables identification of the last previous count direction.
- Interrupt generated when count direction changes.


	15				8 7				0_	
asheet4u.com		ι	JDCR1			ı	JDCR0			
asileet4u.com	RCR1 Reserved area CCRH0 Reserved area						RCR0			
							CSR0			
						CCRL0				
							CSR1			
	CCRH1					CCRL1				
	-		8-bit —		-		- 8-bit		—	
CCRH0 (Counter Cor	r ntrol Rec	nister	High ch	0)	•				•	
Common Common Com	_	15	14	13	12	11	10	9	8	Initial value
Address: 0000)6DH [№	И16E	CDCF	CFIE	CLKS	CMS1	CMS0	CES1	CES0	0000000
		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
CCRH1 (Counter Cor	ntrol Reg	gister	High ch	.1)						
A ddraga	074 —	15	14	13	12	11	10	9	8	Initial value
Address : 0000	J/ IH	_	CDCF	CFIE	CLKS	CMS1	CMS0	CES1	CES0	-000000В
			R/W	R/W	R/W	R/W	R/W	R/W	R/W	
CCRL0/1 (Counter Co	ontrol Re	-			•					Initial value
Address: 0000		7	6	5	4	3	2	1 0051	0	0X00X000E
Address: 0000	070H L	JDMS R/W	CTUT	UCRE R/W	RLDE R/W	UDCC	CGSC R/W	CGE1	CGE0 R/W	
CSR0/1 (Counter Sta					I 7/ V V	VV	IT/ VV	Γ1/ V V	ITI/ V V	
,	_	7	6	., 5	4	3	2	1	0	Initial value
Address: 0000 Address: 0000		STR	CITE	UDIE	CMPF	OVFF	UDFF	UDF1	UDF0	0000000
Address . 0000		R/W	R/W	R/W	R/W	R/W	R/W	R	R	
UDCR0/1 (Up Down 0	Count Ro	egiste	er ch.0/c	:h.1)						
A 1.1		15	14	13	12	11	10	9	8	Initial value
Address : 0000	J69 ^H	D17	D16	D15	D14	D13	D12	D11	D10	00000000
		R	R	R	R	R	R	R	R	
		7	6	5	4	3	2	1	0	Initial value
Address: 0000	368н <mark>г</mark>	D07	D06	D05	D04	D03	D02	D01	D00	0000000
		R	R	R	R	R	R	R	R	
RCR0/1 (Reload/Com	npare Re	egiste	r ch.0/c	h.1)						
Tiorio/T (Heload/Oon		15	14	13	12	11	10	9	8	Initial value
•			D40	D15	D14	D13	D12	D11	D10	00000000в
Address : 000	06Вн 🗌	D17	D16	DIS						
•	006Вн	D17 W	W D16	W	W	W	W	W	W	•
,	006Вн _					W 3	W 2	W 1	W 0	Initial value




7. DTP/External Interrupt

The DTP (Data Transfer Peripheral) is a peripheral block that interfaces external peripherals to the F²MC-16LX CPU. The DTP receives DMA and interrupt processing requests from external peripherals and passes the www.datashrequests to the F²MC-16LX CPU to activate the extended intelligent µDMAC or interrupt processing.

(1) Detailed Register Descriptions




(2) Block Diagram



8. 16-bit Input/Output Timer

The 16-bit input/output timer module is composed of one 16-bit free run timer, six output compare and two input capture modules. These functions can be used to output six independent waveforms based on the 16-bit free www.datashrunttimer, enabling input pulse width measurement and external clock frequency measurement.

Register List			
16-bit free run timer			
15		0	
000066/67н	CPCLR		Compare-clear register
000062/63н	TCDT		Timer counter data register
000064/65н	TCCS		Control status register
• 16-bit output compare 00004A, 4C, 4E, 50, 52, 54H 00004B, 4D, 4F, 51, 53, 55H	OCCP0 to	OCCP5	Output compare register
000056, 58, 5Ан 000057, 59, 5Вн	OCS1/3/5	OCS0/2/4	Output compare control registers
16-bit input capture			
00005С, 5Ен 00005D, 5Fн	IPCP0, IPC	:P1	Input capture data register
000060н		ICS01	Input capture control status register




(1) 16-bit Free Run Timer


The 16-bit free run timer is composed of a 16-bit up-down counter and control status register.

The counter value of this timer is used as the base timer for the input capture and output compare.

- www.datasheeThecounter operation provides a choice of eight clock types.
 - A counter overflow interrupt can be produced.
 - A mode setting is available to initialize the counter value whenever the output compare value matches the value in the compare clear register.

Register List







(2) Output Compare

The output compare module is composed of a 16-bit compare register, compare output pin unit, and control register. When the value in the compare register in this module matches the 16-bit free run timer, the pin output www.datas/levels-can be inverted and an interrupt generated.

- There are six compare registers in all, each operating independently. A setting is available to allow two compare registers to be used to control output.
- Interrupts can be set in terms of compare match events.

• Register List






(3) Input Capture

The input capture module performs the functions of detecting the rising edge, falling edge, or both edges of signal input from external circuits, and saving the 16-bit free run timer value at that moment to a register. An www.datashinterruptican also be generated at the instant of edge detection.


The input capture module consists of input capture registers and a control register. Each input capture module has its own external input pin.

- Selection of three types of valid edge for external input signals. Rising edge, falling edge, both edges.
- An interrupt can be generated when a valid edge is detected in the external input signal.

• Register List



• Block Diagram





9. I²C Interface (MB90485 series only)

The I²C interface is a serial I/O port supporting the Inter IC BUS. Serves as a master/slave device on the I²C bus. The I²C interface has the following functions.

- www.datasheet4u Master/slave transmit/receive
 - Arbitration function
 - Clock synchronization
 - Slave address/general call address detection function
 - Forwarding direction detection function
 - Start condition repeated generation and detection
 - Bus error detection function

(1) Register List







10. 16-bit Reload Timer

The 16-bit reload timer provides a choice of functions, including internal clock signals that count down in synchronization with three types of internal clock, as well as an event count mode that counts down at specified www.datashedde detection events in pulse signals input from external pins. This timer defines an underflow as a change in count value from 0000_H to FFFF_H. Thus an underflow will occur when counting from the value "reload register setting value + 1". The choice of counting operations includes reload mode, in which the count setting values is reloaded and counting continues following an underflow event, and one-shot mode, in which an underflow event causes counting to stop. An interrupt can be generated at counter underflow, and the timer is DTC compatible.

(1) Register List







11. μPG Timer (MB90485 series only)

The μPG timer performs pulse output in response to the external input.

www.dat(1) Register List







12. PWC Timer (MB90485 series only)

The PWC timer is a 16-bit multifunction up-count timer capable of measuring the pulse width of the input signal. A total of three channels are provided, each consisting of a 16-bit up-count timer, an input pulse divider & divide www.datashratio control register, a measurement input pin, and a 16-bit control register. These components provide the following functions.

Timer function: • Capable of generating an interrupt request at fixed intervals specified.

• The internal clock used as the reference clock can be selected from among three types.

- Pulse width measurement function: Measures the time between arbitrary events based on external pulse
 - The internal clock used as the reference clock can be selected from among three types.
 - · Measurement modes
 - "H" pulse width (\uparrow to \downarrow) /"L" pulse width (\uparrow to \downarrow)
 - Rising cycle (↑ to ↑) /Falling cycle (↓ to ↓)
 - Measurement between edges (\uparrow or \downarrow to \downarrow or \uparrow)
 - The 8-bit input divider can be used for division measurement by dividing the input pulse by $22 \times n$ (n = 1, 2, 3, 4).
 - An interrupt can be generated upon completion of measurement.
 - One-time measurement or fast measurement can be selected.

(1) Register list

PWC control/status register (PWCSR0 to PWCSR2)

www.datasheet4u.com 00007Вн

00007Fн

15 12 11 10 9 8 STRT **EDIR** EDIE OVIR OVIE STOP **ERR** Reserved R/W R/W R/W R/W R/W

Initial value 000000XB

PWC control/status register (PWCSR0 to PWCSR2)

000076н 00007Ан 00007Ен

5 4 3 6 2 0 CKS1 CKS0 PIS1 PIS0 S/C MOD2 MOD1 MOD0 R/W R/W R/W R/W R/W R/W R/W

Initial value 00000000B

PWC data buffer register (PWCR0 to PWCR2)

000079н 00007Dн 000081н

12 10 15 14 13 11 9 8 D13 D12 D10 D15 D14 D11 D9 D8 R/W R/W R/W R/W R/W R/W R/W R/W Initial value


PWC data buffer register (PWCR0 to PWCR2)

000078н 00007Сн 000080н

4 0 7 6 5 3 2 1 D4 D3 D7 D6 D5 D2 D1 D0 R/W R/W R/W R/W R/W R/W R/W R/W Initial value 00000000B

Dividing ratio control register (DIVR0 to DIVR2)


000082н 000084н 000086н 7 6 5 4 3 2 1 0 - - - - - DIV1 DIV0 - - - - - - R/W R/W Initial value




13. Watch Timer

The watch timer is a 15-bit timer using the sub clock. This circuit can generate interrupts at predetermined intervals. Also a setting is available to enable it to be used as the clock source for the watchdog timer. www.datasheet4u.com

(1) Register List



(2) Block Diagram




14. Watchdog timer


The watchdog timer is a 2-bit counter that uses the output from the timebase timer or watch timer as a count clock signal, and will reset the CPU if not cleared within a predetermined time interval after it is activated.

www.datasheet4u.com

(1) Register List








www.DataSheet4U.com


15. Timebase Timer

The timebase timer is an 18-bit free run counter (timebase counter) that counts up in synchronization with the internal count clock signal (base oscillator × 2), and functions as an interval timer with a choice of four types of www.datashtime intervals. Other functions provided by this module include timer output for the oscillator stabilization wait period, and operating clock signal feed for other timer circuits such as the watchdog timer.

(1) Register List





(2) Block Diagram




16. Clock

The clock generator module controls the operation of the internal clock circuits that serve as the operating clock for the CPU and peripheral devices. This internal clock is referred to as the machine clock, and one cycle is referred www.dato as a machine cycle. Also, the clock signals from the base oscillator are called the oscillator clock, and those from the PLL oscillator are called the PLL clock.







17. Low-power Consumption Mode


The MB90480/485 series uses operating clock selection and clock operation controls to provide the following CPU operating modes :


www.datasheet4u.com

- Clock modes
 - (PLL clock mode, main clock mode, sub clock mode)
- CPU intermittent operating modes
 - (PLL clock intermittent mode, main clock intermittent mode, sub clock intermittent mode)
- Standby modes
 - (Sleep mode, timebase timer mode, stop mode, watch mode)

(1) Register List

Low-power consu	mption r	node co	ontrol re	gister (L	.PMCR)				
	7	6	5	4	3	2	1	0	
0000А0н	STP	SLP	SPL	RST	TMD	CG1	CG0	Reserved	
'	W	W	R/W	W	R/W	R/W	R/W	R/W	Read/write
	0	0	0	1	1	0	0	0	Initial value






18. External Bus Pin Control Circuit

The external bus pin control circuit controls the external bus pins used to expand the CPU address/data bus connections to external circuits.


www.datasheet4u.com

(1) Register List


• Auto ready function select register (ARSR)



• External address output control register (HACR)




• Bus control signal select register (EPCR)



W: Write only
-: Not used

* : May be either "1" or "0"





www.DataSheet4U.com

19. Chip Select Function Description


The chip select module generates a chip select signals, which are used to facilitate connections to external memory devices. The MB90480/485 series has four chip select output pins, each having a chip select area www.datashregister setting that specifies the corresponding hardware area and select signal that is output when access to the corresponding external address is detected.

• Chip select function features

The chip select function uses two 8-bit registers for each output pin. One of these registers (CARx) is able to detect memory areas in 64 Kbytes units by specifying the upper 8-bit of the address for match detection. The other register (CMRx) can be used to expand the detection area beyond 64 Kbytes by masking bits for match detection.

Note that during external bus holds, the CS output is set to high impedance.

	15				3 7			0	_
		С	AR0			CI	MR0		R/W
		С	AR1			CI	MR1		R/W
		С	AR2			CI	MR2		R/W
		С	AR3			CI	MR3		R/W
		С	ALR			C	SCR		R/W
nip select area r	nask reg	jister (C	MRx)						
0000С0н	7	6	5	4	3	2	1	0	
0000С2н	M7	M6	M5	M4	МЗ	M2	M1	МО	
0000С4н 0000С6н	R/W 0	R/W 0	R/W 0	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	Read/write Initial value
nip select area r	egister (CARx)							
0000С1н	15	14	13	12	11	10	9	8	
0000С3н	A7	A6	A5	A4	A3	A2	A1	A0	
0000С5н 0000С7н	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	Read/write Initial value
nip select contro	ol registe	r (CSC	R)						
	7	6	5	4	3	2	1	0	
0000С8н	_	_	_	_	OPL3	OPL2	OPL1	OPL0	Dagellawite
	_	_	_	_	R/W 0	R/W 0	R/W 0	R/W *	Read/write Initial value
nip select active	level re	gister (0	CALR)						
000000	15	14	13	12	11	10	9	8	
0000С9н			_	_	ACTL3	ACTL2	ACTL1	ACTL0	Decally 21:
				_	R/W 0	R/W 0	R/W 0	R/W 0	Read/write Initial value




20. ROM Mirror Function Select Module


The ROM mirror function selection module sets the data in ROM assigned to FF bank so that the data is read by access to 00 bank.

www.datasheet4u.com

(1) Register List



(2) Block Diagram




Note: Do not access ROM mirror function selection register (ROMM) on using the area of address 004000H to 00FFFFH (008000H to 00FFFFH).

21. Interrupt Controller


The interrupt control register is built in interrupt controller, and is supported for all I/O of interrupt function.

This register sets corresponding peripheral interrupt level. www.datasheet4u.com





Note: The use of access involving read-modify-write instructions may lead to abnormal operation, and should be avoided.





22. μ**DMAC**

The μ DMAC is a simplified DMA module with functions equivalent to El²OS. The μ DMAC has 16 DMA data transfer channels, and provides the following functions.

- www.datashe-Automatic data transfer between peripheral resources (I/O) and memory.
 - CPU program execution stops during DMA operation.
 - Incremental addressing for transfer source and destination can be turned on/off.
 - DMA transfer control from the μ DMAC enable register, μ DMAC status register, μ DMAC status register, and descriptor.
 - Stop requests from resources can stop DMA transfer.
 - When DMA transfer is completed, the μDMAC status register sets a flag in the bit for the corresponding channel on which transfer was completed, and outputs a completion interrupt to the interrupt controller.

(1) Register List






23. Address Match Detection Function


When the address is equal to a value set in the address detection register, the instruction code loaded into the CPU is replaced forcibly with the INT9 instruction code (01H). As a result, when the CPU executes a set instruction, www.datashthe4INT9 instruction is executed. Processing by the INT#9 interrupt routine allows the program patching function to be implemented.

Two address detection registers are supported. An interrupt enable bit is prepared for each register. If the value set in the address detection register matches an address and if the interrupt enable bit is set at "1", the instruction code loaded into the CPU is replaced forcibly with the INT9 instruction code.

(1) Register List



(2) Block Diagram



■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

asheet4u.com Parameter	Symbol	Ra	ting	Unit	Remarks
asheet4u.com Parameter	Syllibol	Min	Max	Unit	hemarks
	Vcc3	Vss - 0.3	Vss + 4.0	V	
Power supply voltage*1	Vcc5	Vss - 0.3	Vss + 7.0	V	
Power supply voltage	AVcc	Vss - 0.3	Vss + 4.0	V	*2
	AVRH	Vss - 0.3	Vss + 4.0	V	*2
Input voltage*1	Vı	Vss - 0.3	Vss + 4.0	V	*3
input voltage	VI	Vss - 0.3	Vss + 7.0	V	*3, *8, *9
Output voltage*1	Vo	Vss - 0.3	Vss + 4.0	V	*3
Output voltage*1	Vo	Vss - 0.3	Vss + 7.0	V	*3, *8, *9
Maximum clamp current	ICLAMP	-2.0	+2.0	mA	*7
Total maximum clamp current	Σ CLAMP	_	20	mA	*7
"L" level maximum output current	loL		10	mA	*4
"L" level average output current	lolav		3	mA	*5
"L" level maximum total output current	Σ loL	_	60	mA	
"L" level total average output current	Σ lolav		30	mA	*6
"H" level maximum output current	Іон		-10	mA	*4
"H" level average output current	Іонач	_	-3	mA	*5
"H" level maximum total output current	ΣІон	_	-60	mA	
"H" level total average output current	Σ lohav		-30	mA	*6
Power consumption	PD		320	mW	
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	-55	+150	°C	

^{*1 :} This parameter is based on $V_{SS} = AV_{SS} = 0.0 \text{ V}.$

- Use within recommended operating conditions.
- Use at DC voltage (current).
- The +B signal should always be applied with a limiting resistance placed between the +B signal and the microcontroller.
- The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.

(Continued)

^{*2 :} AVcc and AVRH must not exceed Vcc. Also, AVRH must not exceed AVcc.

^{*3 :} V₁ and V₀ must not exceed Vcc + 0.3 V. However, if the maximum current to/from and input is limited by some means with external components, the Iclamp rating supersedes the V₁ rating.

^{*4 :} Maximum output current is defined as the peak value for one of the corresponding pins.


^{*5 :} Average output current is defined as the average current flow in a 100 ms interval at one of the corresponding pins.

^{*6 :} Average total output current is defined as the average current flow in a 100 ms interval at all corresponding pins.

^{*7 : •} Applicable to pins : P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, PA0 to PA3

(Continued)

- Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this may affect other devices.
- www.datashe@Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
 - Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on reset.
 - Care must be taken not to leave the +B input pin open.
 - Note that analog system input/output pins other than the A/D input pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signal input.
 - Sample recommended circuits:



*8: MB90485 series only P20 to P27, P30 to P37, P40 to P47, P70 to P77 pins can be used as 5 V I/F pin on applied 5 V to Vcc5 pin. P76 and P77 is N-ch open drain pin.

*9: As for P76 and P77 (N-ch open drain pin), even if using at 3 V simplicity (Vcc3 = Vcc5), the ratings are applied.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

(Vss = AVss = 0.0 V)

Davamatav	Cymbol	Va	lue	Linit	Domestro
tasheet4u.o Barameter	Symbol	Min	Max	Unit	Remarks
	Vcc3	2.7	3.6	V	During normal operation
Power supply veltage	VCC3	1.8	3.6	V	To maintain RAM state in stop mode
Power supply voltage	Vcc5	2.7	5.5	V	During normal operation*
	VCC3	1.8	5.5	V	To maintain RAM state in stop mode
	VIH	0.7 Vcc	Vcc + 0.3	V	All pins other than $V_{\text{IH2}},V_{\text{IHS}},V_{\text{IHM}}$ and V_{IHX}
"H" level input voltage	V _{IH2}	0.7 Vcc	Vss + 5.8	V	MB90485 series only P76, P77 pins (N-ch open drain pins)
par remage	Vihs	0.8 Vcc	Vcc + 0.3	V	Hysteresis input pins
	Vінм	Vcc - 0.3	Vcc + 0.3	V	MD pin input
	VIHX	0.8 Vcc	Vcc + 0.3	V	X0A pin, X1A pin
	VıL	Vss - 0.3	0.3 Vcc	V	All pins other than $V_{\text{ILS}},V_{\text{ILM}}$ and V_{ILX}
"I." lovel input veltage	VILS	Vss - 0.3	0.2 Vcc	V	Hysteresis input pins
"L" level input voltage	VILM	Vss - 0.3	Vss + 0.3	V	MD pin input
	VILX	Vss - 0.3	0.1	V	X0A pin, X1A pin
Operating temperature	TA	-40	+85	°C	

^{*:} MB90485 series only P20 to P27, P30 to P37, P40 to P47, P70 to P77 pins can be used as 5 V I/F pin on applied 5 V to Vcc5 pin.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

w w w

 $(Vcc = 2.7 \text{ V to } 3.6 \text{ V}, Vss = 0.0 \text{ V}, T_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$

	0	D'	O a stable and	V	/alue			
d Parameter	Symbol	Pin name	Condition	Min	Тур	Max	Unit	Remarks
"H" level	Vон	All output	Vcc = 2.7 V, Іон = -1.6 mA	Vcc3 - 0.3	_	_	V	
output voltage	VOH	pins	Vcc = 4.5 V, Іон = -4.0 mA	Vcc5 - 0.5	_	_	V	At using 5 V power supply
"L" level	Vol	All output	Vcc = 2.7 V, lo _L = 2.0 mA	_	_	0.4	V	
output voltage	VOL	pins	Vcc = 4.5 V, Іон = 4.0 mA	_	_	0.4	V	At using 5 V power supply
Input leakage current	lı∟	All input pins	Vcc = 3.3 V, Vss < V _I < V _{CC}	-10		+10	μА	
Pull-up resistance	RPULL	_	Vcc = 3.0 V, at T _A = +25 °C	20	53	200	kΩ	
Open drain output current	leak	P40 to P47, P70 to P77	_	_	0.1	10	μА	
	Icc		At Vcc = 3.3 V, internal 25 MHz operation, normal operation	_	45	60	mA	
	ICC	_	At $Vcc = 3.3 \text{ V}$, internal 25 MHz operation, Flash programming	_	55	70	mA	
	Iccs	_	At $Vcc = 3.3 \text{ V}$, internal 25 MHz operation, sleep mode	_	17	35	mA	
Power supply current	IccL	_	At $V_{CC} = 3.3 \text{ V}$, external 32 kHz, internal 8 kHz operation, sub clock operation $(T_A = +25 \text{ °C})$	_	15	140	μА	
	Ісст	_	At Vcc = 3.3 V, external 32 kHz, internal 8 kHz operation, watch mode (T _A = +25 °C)	_	1.8	40	μА	
	Іссн	_	$T_A = +25$ °C, stop mode, At $V_{CC} = 3.3$ V	_	0.8	40	μА	
Input capacitance	Cin	Other than AVcc, AVss, Vcc, Vss	_	_	5	15	рF	

Notes: • MB90485 series only

- P40 to P47 and P70 to P77 are N-ch open drain pins with control, which are usually used as CMOS.
- P76 and P77 are open drain pins without P-ch.
- For use as a single 3 V power supply products, set Vcc = Vcc3 = Vcc5.
- When the device is used with dual power supplies, P20 to P27, P30 to P37, P40 to P47 and P70 to P77 serve as 5 V pins while the other pins serve as 3 V I/O pins.

www.DataSheet4U.ggm

4. AC Characteristics


(1) Clock Timing

 $(V_{SS} = 0.0 \text{ V}, T_A = -40 \, ^{\circ}\text{C to } +85 \, ^{\circ}\text{C})$

asheetitu.com Parameter	Sym-	Pin name	Condi-		Value		Unit	Remarks
Parameter	bol	Pin name	tion	Min	Тур	Max	Unit	Hemarks
			_	3	_	25		External crystal oscillator
			_	3	_	50		External clock inp
			_	4	_	25		1 multiplied PLL
	Fcн	X0, X1	_	3	_	12.5	MHz	2 multiplied PLL
Clock frequency			_	3	_	6.66		3 multiplied PLL
			_	3	_	6.25		4 multiplied PLL
			_	3	_	4.16		6 multiplied PLL
			_	3	_	3.12		8 multiplied PLL
	FcL	X0A, X1A	_	_	32.768	_	kHz	
Clock cycle time	t c	X0, X1		20		333	ns	*1
Clock cycle time	tcl	X0A, X1A			30.5		μs	
Input clock pulse width	P _{WH} P _{WL}	X0		5	_		ns	
imput clock puise width	Pwlh Pwll	X0A		_	15.2	_	μs	*2
Input clock rise, fall time	t _{cr}	X0	_	_	_	5	ns	With external clo
Internal operating clock	fcp	_	_	1.5	_	25	MHz	*1
frequency	f CPL	_	_	—	8.192	_	kHz	
Internal operating clock	tcp	_	_	40.0	_	666	ns	*1
cycle time	t CPL	_	—	—	122.1	_	μs	

^{*1 :} Be careful of the operating voltage.


^{*2 :} Duty ratio should be 50 $\% \pm 3$ %.



• Range of warranted PLL operation


Internal operating clock frequency vs. Power supply voltage

www.datasheet4u.com



Notes: • For A/D operating frequency, refer to "5. A/D Converter Electrical Characteristics"

• Only at 1 multiplied PLL, use with more than fcp = 4 MHz.



*1 : In setting as 1, 2, 3 and 4 multiplied PLL, when the internal clock is used at 20 MHz < fcp ≤ 25 MHz, set the PLLOS register to "DIV2 bit = 1" and "PLL2 bit = 1".

[Example] When using the base oscillator frequency of 24 MHz at 1 multiplied PLL:

CKSCR register : CS1 bit = "0", CS0 bit = "0" PLLOS register : PLL2 bit = "1"

[Example] When using the base oscillator frequency of 6 MHz at 3 multiplied PLL:

CKSCR register : CS1 bit = "1", CS0 bit = "0" PLLOS register : PLL2 bit = "1"

*2 : In setting as 2 and 4 multiplied PLL, when the internal clock is used at 20 MHz < fcP ≤ 25 MHz, the following setting is also enabled.

2 multiplied PLL: CKSCR register: CS1 bit = "0", CS0 bit = "0"

PLLOS register : PLL2 bit = "1"

4 multiplied PLL: CKSCR register: CS1 bit = "0", CS0 bit = "1"

PLLOS register : PLL2 bit = "1"


*3: When using in setting as 6 and 8 multiplied PLL, set the PLLOS register to "DIV2 bit = 0" and "PLL2 bit = 1".

[Example] When using the base oscillator frequency of 4 MHz at 6 multiplied PLL:

CKSCR register : CS1 bit = "1", CS0 bit = "0" PLLOS register : PLL2 bit = "1"

[Example] When using the base oscillator frequency of 3 MHz at 8 multiplied PLL:

CKSCR register : CS1 bit = "1", CS0 bit = "1" PLLOS register : PLL2 bit = "1"




(2) Clock Output Timing

 $(V_{SS} = 0.0 \text{ V}, T_A = -40 \, ^{\circ}\text{C to } +85 \, ^{\circ}\text{C})$

	tash Parameter	Symbol	Pin name	Conditions	Va	lue	Unit	Remarks
www.da	w.dalasneead.com		r III IIaille	Conditions	Min	Max	Oilit	nemarks
,	Cycle time	tcyc	CLK	_	tcp*	_	ns	
,				Vcc = 3.0 V to 3.6 V	tcp* / 2 - 15	tcp* / 2 + 15	ns	at fcp = 25 MHz
	CLK↑→CLK↓	t chcl	CLK	$V_{CC} = 2.7 \text{ V to } 3.3 \text{ V}$	tcp* / 2 - 20	tcp* / 2 + 20	ns	at fcp = 16 MHz
				$V_{CC} = 2.7 \text{ V to } 3.3 \text{ V}$	tcp* / 2 - 64	tcp* / 2 + 64	ns	at fcp = 5 MHz

^{*:} tcp is internal operating clock cycle time. Refer to "(1) Clock Timing".





(3) Reset Input Standards

 $(Vcc = 2.7 \text{ V to } 3.6 \text{ V}, Vss = 0.0 \text{ V}, T_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$

	_{tash} Parameter	Symbol	Pin	Condi-	Value		Unit	Remarks
www.da	tash Edia .Welei	Syllibol	name	tions	Min	Max	Ollit	nemarks
					16 tcp*1	_	ns	Normal operation
	Reset input time	t RSTL	RST		Oscillator oscillation time*2 + 4 tcp*1	_	ms	Stop mode

- *1: tcp is internal operating clock cycle time. Refer to "(1) Clock Timing".
- *2: Oscillator oscillation time is the time to 90 % of amplitude. For a crystal oscillator this is on the order of several milliseconds to tens of milliseconds. For a ceramic oscillator, this is several hundred microseconds to several milliseconds. For an external clock signal the value is 0 ms.





(4) Power-on Reset Standards


 $(V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, V_{SS} = 0.0 \text{ V}, T_{A} = -40 \,^{\circ}\text{C to } +85 \,^{\circ}\text{C})$

	Parameter	Symbol	Pin name	Conditions -	Val	lue	Unit	Remarks
www.da	tasheequeurer	Symbol	riii iiaiiie	Conditions	Min	Max	Oilit	nemarks
	Power rise time	tr	Vcc		0.05	30	ms	*
	Power down time	toff	Vcc		1	_	ms	In repeated operation


^{*:} Power rise time requires Vcc < 0.2 V.

Notes: • The above standards are for the application of a power-on reset.

• Within the device, the power-on reset should be applied by switching the power supply off and on again.



Note: Rapid fluctuations in power supply voltage may trigger a power-on reset in some cases. As shown below, when changing supply voltage during operation, it is recommended that voltage changes be suppressed and a smooth restart be applied.




(5) Bus Read Timing

 $(V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = 0 \, ^{\circ}\text{C to } +70 \, ^{\circ}\text{C})$

			(• (ı	.6 V, Vss = 0.0	V, IA -	1
tasheet4 Parameter	Symbol	Pin name	Conditions	Va	lue	Unit	Remar
tasheet4d.@gmeter	Symbol	riii iiaiiie	Conditions	Min	Max	Oiiit	Tieman
				tcp* / 2 - 15	_	ns	16 MHz < f 25 MHz
ALE pulse width	tunll	ALE	_	tcp* / 2 – 20	_	ns	8 MHz < fci 16 MHz
				tcp* / 2 - 35	_	ns	fcp ≤ 8 MH
Valid address→	tavll	Address,		tcp* / 2 - 17	_	ns	
ALE↓time	LAVLL	ALE	_	tcp* / 2 - 40		ns	fcp ≤ 8 MH
ALE↓→ address valid time	tllax	ALE, Address	_	tcp* / 2 – 15	_	ns	
Valid address→ RD↓time	tavrl	RD, address	_	tcp* - 25	_	ns	
Valid address→		Address,			5 tcp* / 2 - 55	ns	
valid data input	tavdv	Data	_		5 tcp* / 2 - 80	ns	fcp ≤ 8 MH
RD pulse width	t rlrh	RD		3 tcp* / 2 - 25	_	ns	16 MHz < 1 25 MHz
טואפ widiii	LHLHH	רט	_	3 tcp* / 2 – 20	_	ns	8 MHz < fo 16 MHz
$\overline{RD}{\downarrow}{\rightarrow}$	trldv	RD,		_	3 tcp* / 2 - 55	ns	
valid data input	I RLDV	Data	_		3 tcp* / 2 - 80	ns	fcp ≤ 8 MH
RD↑→data hold time	tnHDX	RD, Data	_	0	_	ns	
RD↑→ALE↑time	trhlh	RD, ALE	_	tcp* / 2 - 15		ns	
$\overline{RD} \uparrow \rightarrow$ address valid time	trhax	Address, RD	_	tcp* / 2 - 10	_	ns	
Valid address→ CLK↑time	tavch	Address, CLK	_	tcp* / 2 - 17	_	ns	
RD↓→CLK↑time	t RLCH	RD, CLK	_	tcp* / 2 - 17	_	ns	
$ALE \downarrow \rightarrow \overline{RD} \downarrow time$	tulrl	RD, ALE	_	tcp* / 2 – 15	_	ns	

^{*:} tcp is internal operating clock cycle time. Refer to "(1) Clock Timing".




(6) Bus Write Timing

(Vcc = 2.7 V to 3.6 V, Vss = 0.0 V, $T_A = 0$ °C to +70 °C)

Parameter	Sym-	Pin name	Condi-	Valu	ıe	Unit	Remark
lasheet4u.com Parameter	bol	Pin name	tion	Min	Max	Unit	nemark
Valid address→ WR ↓time	t avwl	Address, WR	_	tcp* - 15	_	ns	
WR pulse width	twlwh	WRL, WRH		3 tcp* / 2 – 25	_	ns	16 MHz < fcr 25 MHz
Wh puise width	L WLWH	WAL, WALL		3 tcp* / 2 – 20	_	ns	8 MHz < fcp : 16 MHz
Valid data output → WR↑time	tovwh	Data, WR	_	3 tcp* / 2 - 15	_	ns	
		WE		10	_	ns	16 MHz < fcr 25 MHz
WR↑→data hold time	twhox	WR, Data		20	_	ns	8 MHz < fcp : 16 MHz
			_	30		ns	fcp ≤ 8 MHz
WR↑→address valid time	twhax	WR, Address	_	tcp* / 2 - 10	_	ns	
WR↑→ALE↑time	twhlh	WR, ALE	_	tcp* / 2 - 15	_	ns	
WR↓→CLK↑time	twlch	WR, CLK	_	tcp* / 2 - 17	_	ns	


^{*:} tcp is internal operating clock cycle time. Refer to "(1) Clock Timing".



(7) Ready Input Timing

(Vcc = 2.7 V to 3.6 V, Vss = 0.0 V, Ta = 0 $^{\circ}$ C to +70 $^{\circ}$ C)

	tasheet/Parameter	Symbol	Pin name	Conditions	Val	lue	Unit	Remarks
www.da	www.datasheet4u.ebaliietei	Symbol		Conditions	Min	Max	Oilit	nemarks
	RDY setup time	town		_	35	_	ns	
	not setup tille	t RYHS	RDY	_	70		ns	at fcp = 8 MHz
	RDY hold time	t RYHH		_	0		ns	




(8) Hold Timing

(Vcc = 2.7 V to 3.6 V, Vss = 0.0 V, Ta = -40 °C to +85 °C)

	www.datachaetdi Parameter		Pin name	Conditions -	Va	lue	Unit	Remarks
www.da	vw.ualasnect+u.com	Symbol	riii iiaiiie	Conditions	Min	Max	Oilit	nemarks
,	Pin floating→HAK↓time	txhal	HAK		30	tcp*	ns	
	HAK↓→pin valid time	thahv	HAK		tcp*	2 tcp*	ns	

^{*:} tcp is internal operating clock cycle time. Refer to "(1) Clock Timing".

Note: One or more cycles are required from the time the HRQ pin is read until the HAK signal changes.



(9) UART Timing


 $(Vcc = 2.7 \text{ V to } 3.6 \text{ V}, Vss = 0.0 \text{ V}, T_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$

Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks
Parameter	Syllibol	name	Conditions	Min	Max	Oilit	nemarks
Serial clock cycle time	tscyc	_		8 tcp*2		ns	
SCK↓→SOT delay time	tslov			-80	+80	ns	
	islov	_	Internal shift clock mode output pins :	-120	+120	ns n	fcp = 8 MHz
Valid SIN→SCK↑	C *1 90 pF + 1 TTI	100		ns			
Valid SiN→SCK	UVSH			200		ns	fcp = 8 MHz
SCK↑→valid SIN hold time	tsніх	_		tcp*2		ns	
Serial clock "H" pulse width	tshsl			4 tcp*2		ns	
Serial clock "L" pulse width	t slsh			4 tcp*2		ns	
SCK↓→SOT delay time	tslov				150	ns	
30N↓→301 delay liftle	islov		External shift clock		200	ns n	fcp = 8 MHz
Valid SIN→SCK↑	tıvsн		mode output pins : $C_L^{*1} = 80 \text{ pF} + 1 \text{ TTL}$	60		ns	
Valid SiN→SCK	UVSH		·	120		ns	fcp = 8 MHz
SCK↑→valid SIN hold time	tsнıx			60		ns	
	LSHIX			120		ns	fcp = 8 MHz

^{*1 :} C_L is the load capacitance applied to pins for testing.

Note: The above rating is in CLK synchronous mode.

^{*2 :} tcp is internal operating clock cycle time. Refer to "(1) Clock Timing".



(10) Extended I/O Serial Interface Timing

(Vcc = 2.7 V to 3.6 V, Vss = 0.0 V, T_A = -40 $^{\circ}$ C to +85 $^{\circ}$ C)


Doromotor	Symbol	Pin	Conditions	Val	Value		Remarks
asheet4u.cor Parameter	Symbol	name Conditions Min		Max	Unit	i iciiiai ks	
Serial clock cycle time	tscyc	_		8 tcp*2	_	ns	
SCK↓→SOT delay time	tslov			-80	+ 80	ns	
	ISLOV		Internal shift clock mode output pins :	-120	+ 120	ns	fcp = 8 MHz
Valid SIN→SCK↑	tıvsh		CL*1 = 80 pF + 1 TTL	100	_	ns	
valid SIN-3ON	UVSH	_		200	_	ns	fcp = 8 MHz
SCK↑→valid SIN hold time	t sнıx	_		tcp*2	_	ns	
Serial clock "H" pulse width	tshsl			4 tcp*2		ns	
Serial clock "L" pulse width	tslsh	_		4 tcp*2	_	ns	
SCK↓→SOT delay time	tsLov				150	ns	
30N↓→301 delay lilile	ISLOV		External shift clock	_	200	ns	fcp = 8 MHz
Valid SIN→SCK↑	tıvsh		ns				
valiu Silv-SCA			120	_	ns	fcp = 8 MHz	
SCK↑→valid SIN hold time	tour		1	60	_	ns	
	t sHIX	_		120	_	ns	fcp = 8 MHz

^{*1 :} C_L is the load capacitance applied to pins for testing.

Notes: • The above rating is in CLK synchronous mode.

• Values on this table are target values.

^{*2 :} tcp is internal operating clock cycle time. Refer to " (1) Clock Timing".




(11) Timer Input Timing

 $(V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, V_{SS} = 0.0 \text{ V}, T_{A} = -40 \,^{\circ}\text{C to } +85 \,^{\circ}\text{C})$

	tashe Parameter	Symbol	Pin name	Conditions	Value	Unit	Remarks	
www.da	ww.datashe Eduathete i	Syllibol	riii iiaiiie	Conditions	Min	Max	Ollit	nemarks
	Input pulse width	tтıwн tтıwL	TIN0, IN0, IN1, PWC0 to PWC2	_	4 t _{CP} *		ns	


^{*:} tcp is internal operating clock cycle time. Refer to "(1) Clock Timing".



(12) Timer Output Timing

 $(Vcc = 2.7 \text{ V to } 3.6 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ TA} = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$

Parameter	Sym-	Pin name	Conditions	Val	lue	Unit	Remarks
raiametei	bol	Fill Hallie	Conditions	Min	Max	Oilit	Heiliaiks
CLK↑→Change time PPG0 to PPG5 change time OUT0 to OUT5 change time		TOT0, PPG0 to PPG5, OUT0 to OUT5	Load conditions 80 pF	30	_	ns	



(13) I²C Timing

 $(V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, V_{SS} = 0.0 \text{ V}, T_{A} = -40 \, ^{\circ}\text{C to } +85 \, ^{\circ}\text{C})$

Davameter	Cumbal	Condition	Standard-mode		Unit
asheet4u.com Parameter	Symbol	Condition	Min	Max	Unit
SCL clock frequency	fscL		0	100	kHz
Hold time (repeated) START condition SDA $\downarrow \rightarrow$ SCL \downarrow	t hdsta	When power supply voltage of	4.0	_	μs
"L" width of the SCL clock	t LOW	external pull-up resistance is 5.5 V	4.7	_	μs
"H" width of the SCL clock	t HIGH	$R = 1.3 kΩ$, $C = 50 pF^{*2}$ When power supply voltage of	4.0		μs
Set-up time (repeated) START condition SCL↑→SDA↓	t susta	external pull-up resistance is 3.6 V R = 1.6 k Ω , C = 50 pF*2	4.7	_	μs
Data hold time SCL↓→SDA↓↑	t HDDAT		0	3.45*3	μs
Data set-up time	tourer	When power supply voltage of external pull-up resistance is 5.5 V fcP*1 \leq 20 MHz, R = 1.3 k Ω , C = 50 pF*2 When power supply voltage of external pull-up resistance is 3.6 V fcP*1 \leq 20 MHz, R = 1.6 k Ω , C = 50 pF*2	250*4	_	ns
SDA↓↑→SCL↑	tsudat ·	When power supply voltage of external pull-up resistance is 5.5 V fcP*1 > 20 MHz, R = 1.3 k Ω , C = 50 pF*2 When power supply voltage of external pull-up resistance is 3.6 V fcP*1 > 20 MHz, R = 1.6 k Ω , C = 50 pF*2	200*4	_	ns
Set-up time for STOP condition SCL↑→SDA↑	t susto	When power supply voltage of external pull-up resistance is 5.5 V	4.0	_	μs
Bus free time between a STOP and START condition	t BUS	$R=1.3~k\Omega,~C=50~pF^{*2}$ When power supply voltage of external pull-up resistance is 3.6 V $R=1.6~k\Omega,~C=50~pF^{*2}$	4.7	_	μs


^{*1 :} fcp is internal operation clock frequency. Refer to "(1) Clock Timing".

Note : Vcc = Vcc3 = Vcc5

^{*2 :} R,C : Pull-up resistor and load capacitor of the SCL and SDA lines.

^{*3 :} The maximum thddat only has to be met if the device does not stretch the "L" width (tLow) of the SCL signal.


^{*4 :} Refer to ". Note of SDA and SCL set-up time".



Note: The rating of the input data set-up time in the device connected to the bus cannot be satisfied depending on the load capacitance or pull-up resistor.

Be sure to adjust the pull-up resistor of SDA and SCL if the rating of the input data set-up time capacities.

Be sure to adjust the pull-up resistor of SDA and SCL if the rating of the input data set-up time cannot be satisfied.




(14) Trigger Input Timing

 $(Vcc = 2.7 \text{ V to } 3.6 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ TA} = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$

	tash Parameter	Symbol	Pin name	Condi-	Val	lue	Unit	Remarks
www.da	tasheequeuree	Зуппоот	riii iiaiiie	tions	Min	Max	Oilit	nemarks
	Input pulse width	t trgh	ADTG,		5 tcp*	_	ns	Normal operation
	input puise width	t trgl	IRQ0 to IRQ7		1		μs	Stop mode

 $[\]mbox{\ensuremath{}^{*}}$: tcp is internal operating clock cycle time. Refer to " (1) Clock Timing".




(15) Up-down Counter Timing

(Vcc = 2.7 V to 3.6 V, Vss = 0.0 V, $T_A = -40 \, ^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$)

Daviamantan	Ob. a.l.	Dia nome	0	Va	lue	11!4	Damaria
Parameter	Symbol	Pin name	Conditions	Min	Max	Unit	Remarks
AIN input "H" pulse width	tahl			8 tcp*	_	ns	
AIN input "L" pulse width	tall			8 tcp*	_	ns	
BIN input "H" pulse width	t BHL			8 tcp*	_	ns	
BIN input "L" pulse width	tBLL	AINO, AIN1,		8 tcp*	_	ns	
AIN↑→BIN↑ time	t aubu			4 tcp*	_	ns	
BIN↑→AIN↓ time	t BUAD			4 tcp*	_	ns	
AIN↓→BIN↑ time	t adbd	BIN0, BIN1	Load conditions	4 tcp*	_	ns	
BIN↓→AIN↑ time	t BDAU		80 pF	4 tcp*	_	ns	
BIN↑→AIN↑ time	t BUAU			4 tcp*	_	ns	
AIN↑→BIN↓ time	t AUBD			4 tcp*	_	ns	
BIN↓→AIN↑ time	t BDAD	ZINO, ZIN1		4 tcp*	_	ns	
AIN↓→BIN↑ time	t adbu			4 tcp*	_	ns	
ZIN input "H" pulse width	tzhl			4 tcp*	_	ns	
ZIN input "L" pulse width	tzll			4 tcp*	_	ns	

^{*:} tcp is internal operating clock cycle time. Refer to "(1) Clock Timing".




(16) Chip Select Output Timing

 $(V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, V_{SS} = 0.0 \text{ V}, T_{A} = -40 \,^{\circ}\text{C to } +85 \,^{\circ}\text{C})$

				, , , , , , , , , , , , , , , , , , , ,					
	Parameter	Sym- bol	Pin name	Condi- tions	Value		Unit	Remarks	
www.da	tasheet4u.comarameter				Min	Max	Oill	Hemarks	
	Chip select output valid time →RD↓	t svrl	CS0 to CS3,	_	tcp* / 2 - 7	_	ns		
	Chip select output valid time→WR↓	tsvwL	CS0 to CS3, WRH, WRL		tcp* / 2 - 7		ns		
	RD↑→chip select output valid time	t RHSV	RD, CS0 to CS3	_	tcp* / 2 – 17	_	ns		
	WR↑→chip select output valid time	twnsv	WRH, WRL, CS0 to CS3	_	tcp* / 2 – 17	_	ns		

^{*:} tcp is internal operating clock cycle time. Refer to "(1) Clock Timing".



Note: Due to the configuration of the internal bus, the chip select output signals are changed simultaneously and therefore may cause the bus conflict conditions. AC cannot be warranted between the ALE output signal and the chip select output signal.

5. A/D Converter Electrical Characteristics

(Vcc = AVcc = 2.7 V to 3.6 V, Vss = AVss = 0.0 V, 2.7 V \leq AVRH, T_A = -40 $^{\circ}C$ to +85 $^{\circ}C$)


N . d a t Parameter	Sym-	Pin name	Value				Remarks
d a t Parameter	bol	Pin name	Min	Тур	Max	Unit	Remarks
Resolution	_	_	_	_	10	bit	
Total error		_			±3.0	LSB	
Linear error				_	±2.5	LSB	
Differential linearity error	, I — I — I		_		±1.9	LSB	
Zero transition voltage	Vот	AN0 to AN7	AVss – 1.5 LSB	AVss + 0.5 LSB	AVss + 2.5 LSB	mV	
Full scale transition voltage	V _{FST}	AN0 to AVRH – 3.5 LSB		AVRH – 1.5 LSB	AVRH + 0.5 LSB	mV	
Conversion time			3.68 *1	_	_	μs	
Analog port input current	lain	AN0 to AN7	_	0.1	10	μΑ	
Analog input voltage	Vain	AN0 to AN7	AVss		AVRH	V	
Reference voltage	_	AVRH	AVss + 2.2	_	AVcc	V	
Power supply current	lΑ	AVcc	_	1.4	3.5	mA	
Tower supply current	Іан	AVcc		_	5 *²	μΑ	
Reference voltage	IR	AVRH	_	94	150	μΑ	
supply current	current I _{RH} AVRH —			5 * ²	μΑ		
Offset between channels		AN0 to AN7	_	_	4	LSB	

^{*1 :} At machine clock frequency of 25 MHz.


^{*2 :} CPU stop mode current when A/D converter is not operating (at Vcc = AVcc = AVRH = 3.0 V).

About the external impedance of the analog input and its sampling time

A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling
time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting
www.datasheeA/D-conversion precision.



• To satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value.



• If the sampling time cannot be sufficient, connect a capacitor of about 0.1 μF to the analog input pin.

About errors

As IAVRH – AVssl becomes smaller, values of relative errors grow larger.

Note : Concerning sampling time, and compare time when 3.6 V \geq AVcc \geq 2.7 V, then

Sampling time: 1.92 μs, compare time: 1.1 μs


Settings should ensure that actual values do not go below these values due to operating frequency changes.

•Flash Memory Program/Erase Characteristics


	Parameter	Conditions		Value		Unit	Remarks	
			Min	Тур	Max	Oilit		
www.da	tasheet4u.com Sector erase time			1	15	s	Excludes 00 _H programming prior erasure	
	Chip erase time	$T_A = +25$ °C, $V_{CC} = 3.0 \text{ V}$		7	_	s	Excludes 00 _H programming prior erasure	
	Word (16-bit) programming time		_	16	3600	μs	Excludes system-level overhead	
	Program/Erase cycle	_	10000	_	_	cycle		
	Flash Memory Data hold time	Average T _A = + 85 °C	10	_	_	year	*	

 $^{^*}$: The value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at +85 $^{\circ}$ C) .

• Use of the X0/X1, X0A/X1A pins





• Sample use with external clock input





■ EXAMPLE CHARACTERISTICS





































■ ORDERING INFORMATION

	Part number	Package	Remarks
www.da	MB90F481PF MB90F482PF MB90487BPF MB90488BPF MB90F488BPF MB90483CPF MB90F489BPF	100-pin plastic QFP (FPT-100P-M06)	
	MB90F481PFV MB90F482PFV MB90487BPFV MB90488BPFV MB90F488BPFV MB90483CPFV MB90F489BPFV	100-pin plastic LQFP (FPT-100P-M05)	


■ PACKAGE DIMENSIONS






Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html

(Continued)





Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html

The information for microcontroller supports is shown in the following homepage. http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html

www.datasheFileJUITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited Business Promotion Dept.