16-bit Proprietary Microcontroller

CMOS

F²MC-16LX MB90980 Series

MB90982/MB90F983/MB90V485B

DESCRIPTION

The MB90980 series is a 16-bit general-purpose FUJITSU microcontroller designed for process control in consumer devices and other applications requiring high-speed real-time processing.

The F²MC-16LX CPU core instruction set retains the AT architecture of the F²MC^{*1} family, with additional instructions for high-level languages, expanded addressing mode, enhanced multiply-drive instructions, and complete bit processing. In addition, a 32-bit accumulator is provided to enable long-word processing.

The MB90980 series features embedded peripheral resources including 8/16-bit PPG, expanded I/O serial interface, UART, 10-bit A/D converter, 16-bit I/O timer, 8/16-bit up/down-counter, PWC timer, I²C*² interface, DTP/ external interrupt, chip select, and 16-bit reload timer.

- *1 : F²MC is the abbreviation of FUJITSU Flexible Microcontroller.
- *2 : Purchase of Fujitsu I²C components conveys a license under the Philips I²C Patent Rights to use, these components in an I²C system provided that the system conforms to the I²C standard Specification as defined by Philips.

FEATURES

- Clock
 - Minimum instruction execution time:

40.0 ns/6.25 MHz base frequency multiplied \times 4 (25 MHz internal operating frequency/3.3 V \pm 0.3 V) 62.5 ns/4 MHz base frequency multiplied \times 4 (16 MHz internal operating frequency/3.0 V \pm 0.3 V) PLL clock multiplier

(Continued)

Be sure to refer to the "Check Sheet" for the latest cautions on development.

"Check Sheet" is seen at the following support page URL : http://jp.fujitsu.com/microelectronics/products/micom/support/index.html

"Check Sheet" lists the minimal requirement items to be checked to prevent problems beforehand in system development.



Copyright©2006 FUJITSU LIMITED All rights reserved

- Maximum memory space
 - 16 Mbytes
- · Instruction set optimized for controller applications
 - Supported data types (bit, byte, word, or long word)
 - Typical addressing modes (23 types)
 - Enhanced signed multiplication/division instruction and RETI instruction functions
 - 32-bit accumulator for enhanced high-precision calculation
- Instruction set designed for high-level language (C) and multi-task operations
 - System stack pointer adopted
- www.DataSheet4U.conInstruction set compatibility and barrel shift instructions
 - Enhanced execution speed
 - 4 byte instruction queue
 - Enhanced interrupt functions
 - 8 levels setting with programmable priority, 8 external interrupt pins
 - Data transmission function (µDMAC)
 - Up to 16 channels
 - Embedded ROM
 - Flash versions : 192 Kbytes, Mask versions : 128 Kbytes
 - Embedded RAM
 - Flash versions : 12 Kbytes, Mask versions : 10 Kbytes
 - General purpose ports
 - Up to 48 ports
 - (10 ports with output open-drain settings)
 - 8/10-bit A/D converter
 - 8-channel RC sequential comparison type (10-bit resolution, 3.68 μs conversion time (at 25 MHz))
 - I²C interface
 - 1 channel, P76/P77 N-ch open drain pin (without P-ch)
 - UART
 - 1 channel
 - Extended I/O serial interface (SIO)
 - 2 channels
 - 8/16-bit PPG
 - 2 channels (with 8-bit × 4 channels/16-bit × 2 channels mode switching function)
 - 8/16-bit up/down timer
 - 1 channel (with 8-bit × 2 channels/16-bit × 1-channel mode switching function)
 - 16-bit PWC
 - 2 channels (Capable of compare the inputs)
 - 16-bit reload timer
 - 1 channel
 - 16-bit I/O timer
 - 2 channels input capture, 4 channels output compare, 1 channel free run timer
 - On chip dual clock generator system
 - Low-power consumption (standby) mode
 - With stop mode, sleep mode, CPU intermittent operation mode, watch timer mode, timebase timer mode

- Packages
 - LQFP 64
- Process
 - CMOS technology
- Power supply voltage
 - 3 V, single source (some ports can be operated by 5 V power supply.)

ww.DataSheet4U.com

■ PRODUCT LINEUP

ltem	Part number	MB90982	MB90F983	MB90V485B			
Classificatio	on	Mask ROM product	Flash memory product	Evaluation product			
ROM size		128 Kbytes	192 Kbytes				
RAM size		10 Kbytes	12 Kbytes	16 Kbytes			
CPU functio	on	Number of instructions Instruction bit length Instruction length Data bit length Minimum execution time	Instruction bit length: 8-bit, 16-bitInstruction length: 1 byte to 7 bytesData bit length: 1-bit, 8-bits, 16-bits				
Ports		General-purpose I/O ports	(CMOS output) (with pull-up resistance Inpu (N-ch open drain output)	ut)			
UART		1 channel, start-stop synch	ronized				
8/16-bit PP	G	8-bit $ imes$ 4 channels/16-bit $ imes$ 2	2 channels	8-bit \times 6 channels/ 16-bit \times 3 channels			
8/16-bit up/ counter/tim		6 event input pins, 8-bit up/ 8-bit reload/compare regist					
	16-bit free run timer	Number of channels : 1 Overflow interrupt					
16-bit I/O timers	Output compare (OCU)	Number of channels : 4 Pin input factor : A match s	Number of channels : 6 Pin input factor : A match signal of compare register				
	Input capture (ICU)	Number of channels : 2 Rewriting a register value upon a pin input (rising, falling, or both edges)					
DTP/extern	al interrupt circuit						
Extended I/	O serial interface	2 channels, embedded					
I ² C interfac	e*2	1 channel					
PWC		2 channels		3 channels			
Timebase t	imer	18-bit counter Interrupt cycles: 1.0 ms, 4.1 ms, 16.4 ms, 131.1 ms (at 4 MHz base oscillator)					
A/D converter		Conversion resolution : 8/10-bit, switchable One-shot conversion mode (converts selected channel 1 time only) Scan conversion mode (conversion of multiple consecutive channels, programmable up to 8 channels) Continuous conversion mode (repeated conversion of selected channels) Stop conversion mode (conversion of selected channels with repeated pause)					
Watchdog t	imer	Reset generation interval : 3.58 ms, 14.33 ms, 57.23 ms, 458.75 ms (minimum value, at 4 MHz base oscillator)					
Low-power (standby) m	consumption	Sleep mode, stop mode, CF mode	PU intermittent mode, watch	timer mode, timebase timer			
Process		CM	OS				
Туре		Flash model 3V/5V power supply*1	Mask model 3V/5V power supply*1	3V/5V power supply*1			
Emulator po	ower supply*3	—		Yes			


(Continued)

- *1: 3V/5V I/F pin : All pins should be for 3 V power supply without P24 to P27, P30 to P37, P40 to P42, P70 to P74, P76, and P77.
- *2 : P76/P77 pins are N-ch open drain pins (without P-ch) at built-in I²C.
- *3: It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the hardware manual of MB2147-01 or MB2147-20 ("3.3 Emulator-dedicated Power Supply Switching") about details.

Note : Ensure that you must write to Flash at $V_{CC} = 3.13$ V to 3.60 V (3.3 V + 10%, -5%).

ww.DataSheet4U.com

PIN ASSIGNMENT



■ PIN DESCRIPTIONS

Pin No.	Pin name	I/O Circuit type*	Function
46	X0	А	Oscillator pin
47	X1	А	Oscillator pin
50	X0A	А	32 kHz oscillator pin
49	X1A	А	32 kHz oscillator pin
51	RST	В	Reset input pin
U.com 3 to 6	P27 to P24	Е	General purpose I/O port
5 10 0	PPG3 to PPG0	(CMOS/H)	PPG timer output pin
14	P30	Е	General purpose I/O port
14	AIN0	(CMOS/H)	8/16-bit up/down timer counter input pin (ch.0)
13	P31	Е	General purpose I/O port
15	BIN0	(CMOS/H)	8/16-bit up/down timer counter input pin (ch.0)
12	P32	Е	General purpose I/O port
12	ZIN0	(CMOS/H)	8/16-bit up/down timer counter input pin (ch.0)
11	P33	Е	General purpose I/O port
11	AIN1	(CMOS/H)	8/16-bit up/down timer counter input pin (ch.1)
10	P34	Е	General purpose I/O port
10	BIN1	(CMOS/H)	8/16-bit up/down timer counter input pin (ch.1)
9	P35	Е	General purpose I/O port
9	ZIN1	(CMOS/H)	8/16-bit up/down timer counter input pin (ch.1)
7 0	P37, P36	Е	General purpose I/O port
7, 8	PWC1, PWC0	(CMOS/H)	PWC input pin
19	P40	G	General purpose I/O port
19	SIN2	(CMOS/H)	Simple serial I/O 2-input pin
10	P41	F	General purpose I/O port
18	SOT2	(CMOS)	Simple serial I/O 2-output pin
15	P42	G	General purpose I/O port
15	SCK2	(CMOS/H)	Simple serial I/O 2-clock I/O pin
60 to 62	P63 to P60	Н	General purpose I/O port
60 to 63	AN3 to AN0	(CMOS)	Analog input pin
EG to EQ	P67 to P64	F	General purpose I/O port
56 to 59	AN7 to AN4	(CMOS)	Analog input pin
26	P70	G	General purpose I/O port
26	SIN0	(CMOS/H)	UART data input pin
0E	P71	F	General purpose I/O port
25	SOT0	(CMOS)	UART data output pin


Pin No.	Pin name	I/O Circuit type*	Function
24	P72	G	General purpose I/O port
24	SCK0	(CMOS/H)	UART clock I/O pin
22	P73	G	General purpose I/O port
23	TIN0	(CMOS/H)	16-bit reload timer event input pin
22	P74	F	General purpose I/O port
22	TOT0	(CMOS)	16-bit reload timer output pin
¥U.com	P76	1	General purpose I/O port
21	SCL	I (NMOS/H)	This pin functions as the I^2C interface clock I/O pin. Set port output to Hi-Z during the I^2C interface operation.
	P77	I	General purpose I/O port
20	SDA	I (NMOS/H)	This pin functions as the I^2C interface data I/O pin. Set port output to Hi-Z during the I^2C interface operation.
50 / 55	P83 to P80	Е	General purpose I/O port
52 to 55	IRQ3 to IRQ0	(CMOS/H)	External interrupt input pin
<u> </u>	P87 to P84	Е	General purpose I/O port
39 to 42	IRQ7 to IRQ4	(CMOS/H)	External interrupt input pin
	P90	E	General purpose I/O port
38	SIN1	(CMOS/H)	Simple serial I/O1-data input pin
07	P91	D	General purpose I/O port
37	SOT1	(CMOS)	Simple serial I/O-1 data output pin
	P92	Е	General purpose I/O port
36	SCK1	(CMOS/H)	Simple serial I/O-1 data I/O pin
	P93		General purpose I/O port
35	FRCK	E (CMOS/H)	When using free-run timer, this pin functions as the external clock ir put pin.
	ADTG	(01100/11)	When using A/D converter, this pin fuctions as the external trigger input pin.
34	P96	Е	General purpose I/O port
34	IN0	(CMOS/H)	Input capture ch.0 trigger input pin
24	P97	E	General purpose I/O port
31	IN1	(CMOS/H)	Input capture ch.1 trigger input pin
07.44.00	PA3 to PA0	D	General purpose I/O port
27 to 30	OUT3 to OUT0	(CMOS)	Output compare event output pin
1	AVcc	_	A/D converter power supply pin
2	AVRH		A/D converter external reference power supply pin
64	AVss		A/D converter power supply pin
43 to 45	MD0 to MD2	J (CMOS/H)	Operating mode selection input pins
32	Vcc3		3.3 V \pm 0.3 V power supply pins (Vcc3)

(Continued)

		I/O Circuit type*	Function
16	Vcc5		3 V/5 V power supply pin. 5 V power supply pin when P24 to P27, P30 to P37, P40 to P42, P70 to P74, P76 and P77 are used as 5 V I/F pins. Usually, use $V_{CC} = V_{CC}3 = V_{CC}5$ as a 3 V power supply (when the 3 V power supply is used alone).
17, 33, 48	Vss		Power supply input pins (GND)

www.DataSheet為はRefer to "■ I/O CIRCUIT TYPES" for I/O circuit types.

■ I/O CIRCUIT TYPES



Туре	Circuit	Remarks
F U.com	P-ch Open drain control signal	 CMOS level input/output With open drain control
G	P-ch Open drain control signal	 CMOS level output Hysteresis input With open drain control
Н	P-ch N-ch m Standby control signal Analog input	CMOS level input/output Analog input
I	Digital output	 Hysteresis input N-ch open drain output
J	Flash memory model	 CMOS level input With high voltage control for flash testing
	Mask ROM model	Hysteresis input

CAUTION OF USING DEVICES

1. Maximum rated voltages (preventing latchup)

In CMOS IC devices, a condition known as latchup may occur if voltages higher than V_{cc} or lower than V_{ss} are applied to input or output pins other than medium-or high-voltage pins, or if the voltage applied between V_{cc} and V_{ss} exceeds the rated voltage level.


When latchup occurs, the power supply current increases rapidly causing the possibility of thermal damage to circuit elements. Therefore it is necessary to ensure that maximum ratings are not exceeded in circuit operation. Similarly, when turning the analog power supply on or off, it is necessary to ensure that the analog power supply voltages (AVcc and AVRH) and analog input voltages do not exceed the digital power supply (Vcc).

2. Treatment of unused pins

Leaving unused input pins unconnected can cause abnormal operation or latchup, leading to permanent damage. Unused input pins should always be pulled up or down through resistance of at least 2 k Ω . Any unused input/ output pins may be set to output mode and left open, or set to input mode and treated the same as unused input pins.

3. Notes on Using External Clock

Even when using an external clock signal, an oscilltion stabilization delay is applied after a power-on reset or when recovering from sub-clock or stop mode. When using an external clock, 25 MHz should be the upper frequency limit.



The following figure shows a sample use of external clock signals.

4. Treatment of Power Supply Pins (Vcc/Vss)

When multiple V_{cc} pins or V_{ss} pins are present, device design considerations for prevention of latch-up and unwanted electromagnetic interference, abnormal storobe signal operation due to ground level rise, and conformity with total output current ratings require that all power supply pins must be externally connected to power supply or ground.

Consideration should be given to connecting power supply sources to the V_{cc} pin or V_{ss} pin of this device with as low impedane as possible. It is also recommended that a bypass capacitor of approximately 0.1 μ F be placed between the V_{cc} and V_{ss} lines as close to this device as possible.

5. Crystal Oscillator Circuits

Noise around the high-speed oscillation pins (X0 and X1) and low-speed oscillation pins (X0A and X1A) may cause this device to operate abnormally. Design the printed circuit board so that the crystal oscillator (or ceramic oscillator) and bypass capacitor to the ground are located as close to the high-speed oscillation pins and low-speed oscillation pins as possible. Also, design the printed circuit board to prevent the wiring from crossing another writing.

It is highly recommended to provide a printed circuit board artwork surrounding the high-speed oscillation pins and low-speed oscillation pins with a ground area for stabilizing the operation.

6. Notes on during operation of PLL clock mode

If the PLL clock mode is selected, the microcontroller attempt to be working with the self-oscillating circuit even when there is no external oscillator or external clock input is stopped. Performance of this operation, however, cannot be guaranteed.

7. Proper power-on/off sequence

The A/D converter power (AVcc, AVRH) and analog input (AN0 to AN7) must be turned on after the digital power supply (Vcc) is turned on. The A/D converter power (AVcc, AVRH) and analog input (AN0 to AN7) must be shut off before the digital power supply (Vcc) is shut off. Care should be taken that AVRH does not exceed AVcc. Even when pins used as analog input pins are doubled as input ports, be sure that the input voltage does not exceed AVcc.

8. Treatment of power supply pins on models with A/D converters

Even when the A/D converters are not in use, be sure to make the necessary connections $AV_{cc} = AVRH = V_{cc}$, and $AV_{ss} = V_{ss}$.

9. Precautions when turning the power supply on

In order to prevent abnormal operation in the chip's internal step-down circuits, a voltage rise time during poweron of 50 μ s (0.2 V to 2.7 V) or greater should be assured.

10. Supply Voltage Stabilization

Even within the operating range of V_{cc} supply voltage, rapid voltage fluctuations may cause abnormal operation. As a standard for power supply voltage stability, it is recommended that the peak-to-peak V_{cc} ripple voltage at commercial supply frequency (50 Hz/60 Hz) be 10 % or less of V_{cc}, and that the transient voltage fluctuation be no more than 0.1 V/ms or less when the power supply is turned on or off.

11. Notes on Using Power Supply

Only the MB90980 series usually uses a 3 V power supply. By setting $V_{CC}3 = 3$ V power supply and $V_{CC}5 = 5$ V power supply, P24 to P27, P30 to P37, P40 to P42 and P70 to P74, P76, P77 can be intefaced as 5 V power supplies separately from the main 3 V power supply. Note that the analog power supplies (such as AV_{CC} and AV_{ss}) for the A/D converter can be used only as 3 V power supplies.


12. Treatment of NC pins


NC (internally connected) pins should always be left open.

13. Writing to Flash memory

For serial writing to Flash memory, always ensure that the operating voltage V_{CC} is between 3.13 V and 3.6 V. For normal writing to Flash memory, always ensure that the operating voltage V_{CC} is between 3.0 V and 3.6 V.

BLOCK DIAGRAM





Model	Address #1	Address #2	Address #3
MB90F983	FC0000H *1	004000н or 008000н,	003100н
MB90982	FD0000H*2	selected by the MS bit in the ROMM register	002900н


*1: No memory cells from FC0000^H to FC7FFF^H and FE0000^H to FE7FFF^H.

*2 : No memory cells from FE0000_H to FEFFF_H. The upper part of the 00 bank is set up to mirror the image of FF bank ROM, to enable efficient use of small model C compilers. Because the lower 16-bit address of the FF bank and the lower 16-bit address of the 00 bank is the same, enabling reference to tables in ROM without the "far" pointer declaration.


For example, in accessing address $00C000_{H}$ it is actually the contents of ROM at FFC000_{H} that are accessed. If the MS bit in the ROMM register is set to "0", the ROM area in the FF bank will exceed 48 Kbytes and it is not possible to reflect the entire area in the image in the 00 bank. Therefore the image from FF4000_{H} to FFFFF_H is reflected in the 00 bank and the area from FF0000_{H} to FF3FFF_H can be seen in the FF bank only.

■ F²MC-16LX CPU PROGRAMMING MODEL


•Dedicated registers



•General purpose registers



•Processor status



I/O MAP

Address	Abbreviated register name	Register name	R/W	Resource name	Initial value
000000н, 000001н		Reserve	d area		
000002н	PDR2	Port 2 data register	R/W	Port 2	XXXXXXXX
000003н	PDR3	Port 3 data register	R/W	Port 3	XXXXXXXXB
000004н	PDR4	Port 4 data register	R/W	Port 4	XXXXXXXX
000005н		Reserve			
000006н	PDR6	Port 6 data register	R/W	Port 6	XXXXXXXX
000007н	PDR7	Port 7 data register	R/W	Port 7	11XXXXXXв
000008н	PDR8	Port 8 data register	R/W	Port 8	XXXXXXXXB
000009н	PDR9	Port 9 data register	R/W	Port 9	XXXXXXXXB
00000Ан	PDRA	Port A data register	R/W	Port A	XXXXв
00000Вн	UDER	Up/down timer input enable register	R/W	Up/down timer input control	ХХ 0 0 0 0 0 0в
00000Сн	ENIR	Interrupt/DTP enable register	R/W		00000000
00000Dн	EIRR	Interrupt/DTP source register	R/W	DTP/external	XXXXXXXXB
00000Ен		Request level setting register	R/W	interrupts	00000000
00000Fн	ELVR	Request level setting register	R/W		00000000
000010н,					
000011н	Reserved area				
000012н	DDR2	Port 2 direction register	R/W	Port 2	0000ХХХХв
000013н	DDR3	Port 3 direction register	R/W	Port 3	00000000
000014н	DDR4	Port 4 direction register	R/W	Port 4	00000000
000015н		Reserve	d area		
000016н	DDR6	Port 6 direction register	R/W	Port 6	00000000
000017н	DDR7	Port 7 direction register	R/W	Port 7	XX 0 0 0 0 0 0 _B
000018н	DDR8	Port 8 direction register	R/W	Port 8	00000000
000019н	DDR9	Port 9 direction register	R/W	Port 9	0 0 XX 0 0 0 0 _B
00001Ан	DDRA	Port A direction register	R/W	Port A	ОООО _В
00001Bн	ODR4	Port 4 output pin register	R/W	Port 4 (Open-drain control)	ХХХХХ 0 0 Ов
00001Сн, 00001Dн		Reserve	d area		
00001Eн	ODR7	Port 7 output pin register	R/W	Port 7 (Open-drain control)	XXX 0 0 0 0 0 _B
00001Fн	ADER	Analog input enable register	R/W	Port 6, A/D	11111111
000020н	SMR	Serial mode register	R/W		00000Х00в
000021н	SCR	Serial control register	W, R/W	UART	00000100в
000022н	SIDR/SODR	Serial input/output register	R/W	UARI	XXXXXXXXB
000023н	SSR	Serial status register	R, R/W		00001000в
000024н		Reserve	d area	I	
000025н	CDCR	Communication prescaler control register	R/W	Communication prescaler (UART)	000000в

Address	Abbreviated register name	Register name	R/W	Resource name	Initial value
000026н	SMCS0	Serial mode control status register 0	R, R/W		0000в
000027н	SMCS0	Serial mode control status register 0	R, R/W	SIO1 (ch.0)	0000010в
000028н	SDR0	Serial data register 0	R/W		XXXXXXXXB
000029н	SDCR0	Communication prescaler control register 0	R/W	Communication prescaler SIO1 (ch.0)	0 0 0 0 0в
00002Ан	SMCS1	Serial mode control status register 1	R, R/W		0000в
00002Вн	SMCS1	Serial mode control status register 1	R, R/W	SIO2 (ch.1)	0000010в
00002Сн	SDR1	Serial data register 1	R/W		XXXXXXXXB
00002Dн	SDCR1	Communication prescaler control register 1	R/W	Communication prescaler SIO2 (ch.1)	0 0 0 0 0в
00002Ен	PRLL0	Reload register L (ch.0)	R/W		XXXXXXXXB
00002F н	PRLH0	Reload register H (ch.0)	R/W		XXXXXXXXB
000030н	PRLL1	Reload register L (ch.1)	R/W		XXXXXXXXB
000031н	PRLH1	Reload register H (ch.1)	R/W	8/16-bit PPG (ch.0 to ch.3)	XXXXXXXXB
000032н	PRLL2	Reload register L (ch.2)	R/W		XXXXXXXXB
000033н	PRLH2	Reload register H (ch.2)	R/W		XXXXXXXXB
000034н	PRLL3	Reload register L (ch.3)	R/W		XXXXXXXXB
000035н	PRLH3	Reload register H (ch.3)	R/W		XXXXXXXXB
000036н to 000039н		Reserved a	rea		
00003Ан	PPGC0	PPG0 operating mode control register	R/W		0 X 0 0 0XX 1в
00003Вн	PPGC1	PPG1 operating mode control register	R/W	8/16-bit PPG	0Х00001в
000000	55000				
00003Сн	PPGC2	PPG2 operating mode control register	R/W	(ch.0 to ch.3)	0 Х 0 0 0ХХ 1в
00003Cн 00003Dн	PPGC2 PPGC3	PPG2 operating mode control register PPG3 operating mode control register	R/W R/W	(ch.0 to ch.3)	0 X 0 0 0XX 1в 0 X 0 0 0 0 0 1в
			R/W	(ch.0 to ch.3)	
00003Dн 00003Eн,		PPG3 operating mode control register	R/W	(ch.0 to ch.3) 8/16-bit PPG	
00003Dн 00003Eн, 00003Fн	PPGC3	PPG3 operating mode control register Reserved a	R/W rea R/W		0 X 0 0 0 0 0 1 _B
00003Dн 00003Eн, 00003Fн 000040н	PPGC3	PPG3 operating mode control register Reserved a PPG0, PPG1 output control register	R/W rea R/W		0 X 0 0 0 0 0 1 _B
00003Dн 00003Eн, 00003Fн 000040н 000041н	PPGC3 PPG01	PPG3 operating mode control register Reserved a PPG0, PPG1 output control register Reserved a	R/W rea R/W rea R/W	8/16-bit PPG	0 X 0 0 0 0 0 1в 0 0 0 0 0 0 0 0 0 0в
00003Dн 00003Eн, 00003Fн 000040н 000041н 000042н 000043н to	PPGC3 PPG01	PPG3 operating mode control register Reserved a PPG0, PPG1 output control register Reserved a PPG2, PPG3 output control register Reserved a	R/W rea R/W rea R/W	8/16-bit PPG	0 X 0 0 0 0 0 1в 0 0 0 0 0 0 0 0 0 0в
00003Dн 00003Eн, 000040н 000041н 000042н 000043н to 000045н	PPGC3 PPG01 PPG23	PPG3 operating mode control register Reserved a PPG0, PPG1 output control register Reserved a PPG2, PPG3 output control register	R/W rea R/W rea R/W	8/16-bit PPG 8/16-bit PPG	0 X 0 0 0 0 0 1в 0 0 0 0 0 0 0 0 0в 0 0 0 0 0 0 0 0 0в
00003Dн 00003Eн, 00003Fн 000040н 000041н 000042н to 000043н to 000045н	PPGC3 PPG01 PPG23 ADCS1	PPG3 operating mode control register Reserved a PPG0, PPG1 output control register Reserved a PPG2, PPG3 output control register Reserved a	R/W rea R/W rea R/W	8/16-bit PPG	0 X 0 0 0 0 0 1в 0 0 0 0 0 0 0 0 0 в 0 0 0 0 0 0 0 0 0 0 в 0 0 0 0 0 0 0 0 0 в

Address	Abbreviated register name	Register name	R/W	Resource name	Initial value
00004Ан	OCCP0	Output compare register (ch.0) lower digits	R/W		$0\; 0\; 0\; 0\; 0\; 0\; 0\; 0_B$
00004Вн	OCCFU	Output compare register (ch.0) upper digits			00000000 _B
00004Сн	OCCP1	Output compare register (ch.1) lower digits	R/W	1	00000000 _B
00004Dн	OCCET	Output compare register (ch.1) upper digits	r/ V V	16-bit I/O timer	00000000 _B
00004Ен	OCCP2	Output compare register (ch.2) lower digits	R/W	output compare (ch.0 to ch.3)	00000000 _B
00004Fн	UCCF2	Output compare register (ch.2) upper digits	r/ V V		00000000 _B
000050н	OCCP3	Output compare register (ch.3) lower digits	R/W		00000000 _B
000051н	UCCF3	Output compare register (ch.3) upper digits	r/ V V		00000000 _B
000052н					
to		Reserved area			
000055н				1	l
000056н	OCS01	Output compare control register (ch.0, ch.1) lower digits	R/W	 16-bit I/O timer output compare (ch.0 to ch.3) 	000000в
000057н		Output compare control register (ch.0, ch.1) upper digits	R/W		000000
000058 н	OCS23	Output compare control register (ch.2, ch.3) lower digits	R/W		000000в
000059н	00323	Output compare control register (ch.2, ch.3) upper digits	R/W		00000 _В
00005Ан, 00005Вн		Reserved area		1	
00005Сн		Input capture data register (ch.0) lower digits	R		XXXXXXXXB
00005Dн	IPCP0	Input capture data register (ch.0) upper digits	R	16-bit I/O timer	XXXXXXXXB
00005Ен		Input capture data register (ch.1) lower digits	R	input capture	XXXXXXXXB
00005Fн	IPCP1	Input capture data register (ch.1) upper digits	R	(ch.0, ch.1)	XXXXXXXXB
000060н	ICS01	Input capture control status register	R/W		00000000
000061н		Reserved area			•
000062н	TCDT	Timer counter data register lower digits	R/W		00000000
000063н	TCDT	Timer counter data register upper digits	R/W		00000000
000064н	TCCS	Timer counter control status register	R/W	16-bit I/O timer	00000000
000065н	TCCS	Timer counter control status register	R/W	free-run timer	0 0 0 0 0 0в
000066н		Compare clear register lower digits			XXXXXXXXB
000067н	CPCLR	Compare clear register upper digits	R/W		XXXXXXXXB
000068н	UDCR0	Up/down count register (ch.0)	R		00000000
000069н	UDCR1	Up/down count register (ch.1)	R		00000000
00006Ан	RCR0	Reload/compare register (ch.0)	W	8/16-bit up/	00000000
00006Вн	RCR1	Reload/compare register (ch.1)	W	down counter/	00000000
00006Сн	CCRL0	Counter control register (ch.0) lower digits	W, R/W	timer	0 X 0 0 X 0 0 0в
00006Dн	CCRH0	Counter control register (ch.0) upper digits	R/W	1	00000000

Address	Abbreviated register name	Register name	R/W	Resource name	Initial value
00006Ен		Reserved	d area	L	L
00006Fн	ROMM	ROM mirror function select register	R/W	ROM mirroring function	0 1в
000070н	CCRL1	Counter control register (ch.1) lower digits	R/W		0 X 0 0 X 0 0 0
000071н	CCRH1	Counter control register (ch.1) upper digits	R/W	8/16-bit up/down counter/timer	-0000000
000072н	CSR0	Counter status register (ch.0)	R/W		00000000
000073н		Reserved	area		
000074н	CSR1	Counter status register (ch.1)	R, R/W	8/16-bit UDC	000000000
000075н		Reserved	d area	I	I
000076н	PWCSR0	DWC control/status register	R, R/W		000000000
000077н	FWCSRU	PWC control/status register	Γ, Γ/ Ψ	PWC timer (ch.0)	000000X
000078н	PWCR0	PWC data buffer register	R/W	- PVVC timer (cn.0)	00000000
000079н	PWCRU	PWC data buffer register	R/W		00000000
00007Ан		DWC control/status register			00000000
00007Вн	PWCSR1	PWC control/status register	R, R/W	PWC timer (ch. 1)	0000000X
00007Сн		DWO data buffan na siatan			00000000
00007Dн	PWCR1	PWC data buffer register	R/W		00000000
00007Eн to 000081н		Reserved area			
000082н	DIVR0	Dividing ratio control register	R/W	PWC (ch.0)	0 Ов
000083н		Reserved	area		
000084н	DIVR1	Dividing ratio control register	R/W	PWC (ch.1)	0 Ов
000085н to 000087н		Reserved			
000088н	IBSR	Bus status register	R		00000000
000089н	IBCR	Bus control register	R/W		00000000
00008Ан	ICCR	Clock control register	R/W	I ² C	0XXXXX
00008Вн	IADR	Address register	R/W		-
00008Сн	IDAR	Data register	R/W		XXXXXXXX
00008Dн, 00008Eн		Reserved	d area		
00008Fн to 00009Bн		Disabl	led		
00009Сн	DSRL	μDMAC status register	R/W	μDMAC	00000000
00009Dн	DSRH	μDMAC status register	R/W	μDMAC	00000000
00009Ен	PACSR	Program address detection control status resister	R/W	Address match detection function	000000000
00009Fн	DIRR	Dilayed interrupt source generator/ cancel register	R/W	Delayed interruput generator module	Ов

Address	Abbreviated register name	Register name	R/W	Resource name	Initial value	
0000А0н	LPMCR	Low-power consumption mode control register	W, R/W	Low-power operation	00011000в	
0000A1н	CKSCR	Clock select register	R, R/W	Low-power operation	1 1 1 1 1 1 0 OB	
0000А2н						
to 0000А7н	Reserved area					
0000А8н	WDTC	Watchdog timer control register	R, W	Watchdog timer	XXXXX 1 1 1в	
0000А9н	TBTC	Timebase timer control register	W, R/W	Timebase timer	1 Х Х О О 1 О Ов	
0000ААн	WTC	Watch timer control register	R, R/W	Watch timer	1000100в	
0000АВн		Reserved a	area			
0000АСн	DERL	µDMAC enable register	R/W	μDMAC	00000000	
0000ADн	DERH	μDMAC enable register	R/W	μDMAC	00000000	
0000АЕн	FMCS	Flash memory control status register	W, R/W	Flash memory I/F	000Х000В	
0000AFн		Disable	ż			
0000В0н	ICR00	Interrupt control register 00	W, R/W		00000111в	
0000В1н	ICR01	Interrupt control register 01	W, R/W		00000111в	
0000В2н	ICR02	Interrupt control register 02	W, R/W	-	00000111в	
0000ВЗн	ICR03	Interrupt control register 03	W, R/W		00000111в	
0000В4н	ICR04	Interrupt control register 04	W, R/W		00000111в	
0000В5н	ICR05	Interrupt control register 05	W, R/W		00000111в	
0000В6н	ICR06	Interrupt control register 06	W, R/W		00000111в	
0000В7н	ICR07	interrupt control register 07	W, R/W	Interrupt controller	00000111в	
0000В8н	ICR08	Interrupt control register 08	W, R/W	interrupt controller	00000111в	
0000В9н	ICR09	Interrupt control register 09	W, R/W		00000111в	
0000ВАн	ICR10	Interrupt control register 10	W, R/W		00000111в	
0000BBH	ICR11	Interrupt control register 11	W, R/W		00000111в	
0000BCH	ICR12	Interrupt control register 12	W, R/W		00000111в	
0000BDH	ICR13	Interrupt control register 13	W, R/W		00000111в	
0000BEн	ICR14	Interrupt control register 14	W, R/W		00000111в	
0000BFн	ICR15	Interrupt control register 15	W, R/W		00000111в	
0000С0н						
to 0000С9н		Reserved a	area			
0000САн	TMCSR	Timor control status register	R/W		00000000	
0000СВн	TIVICOR	Timer control status register	FX/ V V	16-bit reload timer	0000	
0000ССн	TMR/TMRLR	16-bit timer register/	R/W		XXXXXXXXB	
0000CDH		ΛΛΛΛΛΛΑΒ				
0000CEH		Reserved a	area			

(Continued)

	Address	Abbreviated register name	Register name	R/W	Resource name	Initial value			
	0000CFн	PLLOS	PLL output select register	W	Low-power operation	0 Ов			
	0000D0н to 0000FFн	External area							
e	000100н to 00000#н		RAM area						
	001FF0н	PADR0	Program address detection resister 0 (Low order address)	R/W	Address match detection function	XXXXXXXXB			
	001FF1⊦		Program address detection resister 0 (Middle order address)						
	001FF2н		Program address detection resister 0 (High order address)						
	001FF3н		Program address detection resister 1 (Low order address)						
	001FF4 _H	PADR1	Program address detection resister 1 (Middle order address)	R/W	Address match detection function	XXXXXXXXB			
	001FF5н		Program address detection resister 1 (High order address)						

Notes : • Descriptions for R/W

R/W : Enabled to read and write

R : Read only

W : Write only

• Descriptions for initial value

- 0 : The initila value of this bit is "0".
- 1 : The initial value of this bit is "1".
- X : The initial value of this bit is undefined.
- : This bit is not used.

■ INTERRUPT SOURCES, INTERRUPT VECTORS, AND INTERRUPT CONTROL REGISTERS

• • •	Clear of	μDMAC	Interru	pt vector	Interrupt control register			
Interrupt source	El ² OS	cnannel number	Number Address		Number	Address		
Reset	×		#08	FFFFDC H				
INT9 instruction	×		#09	FFFFD8H				
Exception	×		#10	FFFFD4н				
INT0 (IRQ0)	0	0	#11	FFFFD0н	10000	0000000		
INT1 (IRQ1)	0	×	#12	FFFFCC H	ICR00	0000В0н		
INT2 (IRQ2)	0	×	#13	FFFFC8н	10004	0000004		
INT3 (IRQ3)	0	×	#14	FFFFC4H	ICR01	0000B1н		
INT4 (IRQ4)	0	×	#15	FFFFC0н		0000000		
INT5 (IRQ5)	0	×	#16	FFFFBC H	ICR02	0000В2н		
INT6 (IRQ6)	0	×	#17	FFFFB8 _H		0000000		
INT7 (IRQ7)	0	×	#18	FFFFB4н	ICR03	0000ВЗн		
PWC1	0	×	#19	FFFFB0н		0000004		
_	_		#20	FFFFAC H	ICR04	0000B4н		
PWC0	0	1	#21	FFFFA8н		0000B5н		
PPG0/PPG1 counter borrow	×	2	#22	FFFFA4H	ICR05			
PPG2/PPG3 counter borrow	×	3	#23	FFFFA0H		0000В6н		
_	_		#24	FFFF9C _H	ICR06	UUUUDUH		
8/16-bit up/down counter/ timer (ch.0, ch.1) compare/ underflow/overflow/inversion	0	×	#25	FFFF98н	ICR07	0000 B7 н		
Input capture (ch.0) load	0	5	#26	FFFF94⊦				
Input capture (ch.1) load	0	6	#27	FFFF90H	ICR08	0000B8н		
Output compare (ch.0) match	0	8	#28	FFFF8CH	ICRUO	ООООВОН		
Output compare (ch.1) match	0	9	#29	FFFF88 _H	ICR09	0000В9н		
Output compare (ch.2) match	0	10	#30	FFFF84н	10,609	UUUUD9H		
Output compare (ch.3) match	0	×	#31	FFFF80H	ICR10	0000ВАн		
_		—	#32	FFFF7C _H		UUUUBAH		
_		—	#33	FFFF78⊦	ICR11	0000ВВн		
UART sending completed	0	11	#34	FFFF74⊦		0000DDH		
16-bit free run timer overflow, 16-bit reload timer underflow* ²	0	12	#35	FFFF70H	ICR12	0000BCн		
UART receiving compleated	O	7	#36	FFFF6CH				
SIO1 (ch.0)	0	13	#37	FFFF68 _H	ICR13	000080		
SIO2 (ch.1)	0	14	#38	FFFF64н	10113	0000BDн		

(Continued)

	Clear of	μDMAC	Interru	pt vector	Interrupt control register		
Interrupt source	El ² OS	channel number	Number	Address	Number	Address	
I ² C interface	×	×	#39	FFFF60H	ICR14	0000BEH	
8/10-bit A/D converter	0	15	#40	FFFF5CH		UUUUDEH	
Flash write/erase, timebase timer,watch timer *1	×	×	#41	FFFF58⊦	ICR15	0000BFн	
Delay interrupt generator module	×	×	#42	FFFF54H		UUUUBFH	

 \times : Interrupt request flag is not cleared by the interrupt clear signal.

 \bigcirc : Interrupt request flag is cleared by the interrupt clear signal.

 \odot : Interrupt request flag is cleared by the interrupt clear signal (stop request present) .

- *1: Caution : The Flash write/erase, timebase timer, and watch timer cannot be used at the same time.
- *2 : When the 16-bit reload timer underflow interrupt is changed from enable (TMCSR : INTE = 1) to disable (TMCSR : INTE = 0), disable the interrupt in the interrupt control register (ICR12 : IL2 to IL0 : 111_B), then set the INTE bit to 0.
- Note : If there are two interrupt sources for the same interrupt number, the interrupt request flags of both resources are cleared by the El²OS/ μ DMAC. Therefore if either of the two sources uses the El²OS/ μ DMAC function, the other interrupt function cannot be used. The interrupt request enable bit for the resource that does not use the El²OS/ μ DMAC function should be set to "0" and the interrupt function should be handled by software polling.

ELECTRICAL CHARACTERISTICS


1. Absolute Maximum Ratings

Baramatar	Symbol	Ra	ting	Unit	Remarks
Parameter	Symbol	Min	Max	Unit	Remarks
	Vcc3	Vss - 0.3	Vss + 4.0	V	
Power supply voltage*1	Vcc5	Vss - 0.3	Vss + 7.0	V	
Fower supply voltage	AVcc	Vss - 0.3	Vss + 4.0	V	*2
	AVRH	Vss - 0.3	Vss + 4.0	V	
^{40.com} Input voltage* ¹	Vı	Vss - 0.3	Vss + 4.0	V	*3
input voltage	VI	Vss – 0.3	Vss + 7.0	V	*3, *8, *9
Output volatage*1	Vo	Vss – 0.3	Vss + 4.0	V	*3
Output volatage	VO	Vss - 0.3	Vss + 7.0	V	*3, *8, *9
Maximum clamp current	CLAMP	-2.0	+2.0	mA	*7
Total maximum clamp current	Σ ICLAMP	_	20	mA	*7
"L" level maximum output current	lol	—	10	mA	*4
"L" level average output current	OLAV		3	mA	*5
"L" level maximum total output current	ΣΙοι		60	mA	
"L" level total average output current	Σ Iolav	—	30	mA	*6
"H" level maximum output current	Іон		-10	mA	*4
"H" level average output current	ОНАУ		-3	mA	*5
"H" level maximum total output current	ΣІон		-60	mA	
"H" level total average output current	ΣΙοήαν		-30	mA	*6
Power consumption	PD		320	mW	
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	-55	+150	°C	

*1 : This parameter is based on $V_{SS} = AV_{SS} = 0.0 V.$

- *2 : AVcc and AVRH must not exceed Vcc. Also, AVRH must not exceed AVcc.
- *3 : V1 and V0 must not exceed Vcc + 0.3 V. However, if the maximum current to/from input is limited by some means with external components, the IcLAMP rating supersedes the V1 rating.
- *4 : Maximum output current is defined as the peak value for one of the corresponding pins.
- *5 : Average output current is defined as the average current flow in a 100 ms interval at one of the corresponding pins.
- *6 : Average total output current is defined as the average current flow in a 100 ms interval at all corresponding pins.
- *7 : Applicable to pins : P24 to P27, P30 to P37, P40 to P42, P60 to P67, P70 to P74, P76, P77, P80 to P87, P90 to P93, P96, P97, PA0 to PA3
 - Use within recommended operating conditions.
 - Use at DC voltage (current) .
 - The +B signal should always be applied with a limiting resistance placed between the +B signal and the microcontroller.
 - The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.

- Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this may affect other devices.
- Note that if a +B signal is input when the microcontroller current is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on reset.
- Care must be taken not to leave the +B input pin open.
- Note that analog system input/output pins other than the A/D input pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signal input.
- Sample recommended circuits:



*8 : P24 to P27, P30 to P37, P40 to P42, P70 to P74, P76, P77 pins can be used as 5 V I/F pin on applied 5 V to Vcc5 pin.

P76 and P77 is N-ch open drain pin.

- *9 : As for P76 and P77 (N-ch open drain pin), even if using at 3 V simplicity (Vcc3 = Vcc5), the ratings are applied.
- WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

(Vss = AVss = 0.0 V)

Deremeter	Symbol	Va	lue	l la it	Bemerke		
Parameter	Symbol	Min	Max	Unit	Remarks		
	Vcc3	2.7	3.6	V	During normal operation		
Supply voltage	VCCO	1.8	3.6	V	To maintain RAM state in stop mode		
Supply voltage	Vcc5	2.7	5.5	V	During normal operation*		
	VCCO	1.8	5.5	V	To maintain RAM state in stop mode*		
140.com	Vін	0.7 Vcc	Vcc + 0.3	V	All pins other than $V_{\text{IH2}},V_{\text{IHS}},V_{\text{IHM}}$ and V_{IHX}		
	VIH2	0.7 Vcc	Vss + 5.8	V	P76, P77 pins (N-ch open drain pins)		
"H" level input voltage	Vihs	0.8 Vcc	Vcc + 0.3	V	Hysteresis input pins		
	Vінм	Vcc - 0.3	Vcc + 0.3	V	MD pin input		
	Vihx	0.8 Vcc	Vcc + 0.3	V	X0A pin, X1A pin		
	VIL	Vss - 0.3	0.3 Vcc	V	All pins other than VILS, VILM and VIHX		
"I " lovel input veltage	Vils	Vss - 0.3	0.2 Vcc	V	Hysteresis input pins		
"L" level input voltage	Vilm	Vss - 0.3	Vss + 0.3	V	MD pin input		
	VILX	Vss - 0.3	0.1	V	X0A pin, X1A pin		
Operating temperature	TA	-40	+85	°C			

* : P24 to P27, P30 to P37, P40 to P42, P70 to P74, P76, P77 pins can be used as 5 V I/F pin on applied 5 V to Vcc5 pin.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

			(Vcc = 2.)	7 V to 3.6 V	, Vss = (0.0 V, TA	=-40	°C to +85 °C)	
Parameter	Symbol	Pin name	Condition	\ \	/alue		Unit	Remarks	
Farameter	Symbol	Fininame	Condition	Min	Тур	Max	Unit	Remarks	
"H" level	Vон	All output	Vcc = 2.7 V, Іон = –1.6 mA	Vcc3 - 0.3			V		
output voltage	VOH	pins	Vcc = 4.5 V, Іон = -4.0 mA	Vcc5 – 0.5	_		V	At using 5 V power supply	
"L" level	Vol	All output	Vcc = 2.7 V, IoL = 2.0 mA			0.4	V		
output voltage	VOL	pins	Vcc = 4.5 V, Іон = 4.0 mA			0.4	V	At using 5 V power supply	
Input leakage current	lı∟	All input pins	Vcc = 3.3 V, Vss < Vi < Vcc	-10	_	+10	μΑ		
Pull-up resistance	Rpull	_	$V_{CC} = 3.0 V$, at $T_A = +25 \ ^{\circ}C$	20	53	200	kΩ		
Open drain output current	lleak	P40 to P42, P70 to P74, P76, P77			0.1	10	μA		
	lcc	lcc		At $V_{CC} = 3.3 V$, internal 25 MHz operation, normal operation	_	45	60	mA	
			At $V_{CC} = 3.3 V$, internal 25 MHz operation, Flash programming		55	70	mA		
	Iccs		At $V_{CC} = 3.3$ V, internal 25 MHz operation, sleep mode	_	17	35	mA		
Power supply current	lcc∟	_	At V _{cc} = 3.3 V, external 32 kHz, internal 8 kHz operation, sub clock operation $(T_A = +25 \ ^{\circ}C)$		15	140	μA		
	Ісст		At Vcc = 3.3 V, external 32 kHz, internal 8 kHz operation, watch mode (T_A = +25 °C)		1.8	40	μΑ		
	Іссн		$T_A = +25 \ ^\circ C$, stop mode, at $V_{CC} = 3.3 \ V$		0.8	40	μΑ		
Input capacitance	CIN	Other than AVcc, AVss, Vcc, Vss	_	_	5	15	pF		

Notes : • Pins P40 to P42, P70 to P74, P76, and P77 are N-ch open drain pins with control, which are usually used as CMOS.

• P76 and P77 are open drain pins without P-ch.

• For use as a single 3 V power supply products, set $V_{CC} = V_{CC}3 = V_{CC}5$.

• When the device is used with dual power supplies, P24 to P27, P30 to P37, P40 to P42, P70 to P74, P76 and P77 serve as 5 V pins while the other pins serve as 3 V I/O pins.

4. AC Characteristics


(1) Clock Timing


(Vss = 0.0 V, $T_A = -40 \ ^\circ C$ to +85 $^\circ C$)

Parameter	Sym-				Value		Unit	Remarks	
Farameter	bol	Fin name	tion	Min	Тур	Max	Unit	Rellidiks	
				3		25		External crystal oscillator	
				3	—	50		External clock input	
el4U.com				4	—	25		1 multiplied PLL	
	Fсн	X0, X1		3	—	12.5	MHz	2 multiplied PLL	
Clock frequency				3	—	6.66		3 multiplied PLL	
				3	—	6.25		4 multiplied PLL	
				3	—	4.16		6 multiplied PLL	
				3	—	3.12		8 multiplied PLL	
	Fc∟	X0A, X1A			32.768		kHz		
Clock cycle time	tc	X0, X1		20	—	333	ns	*1	
	tc∟	X0A, X1A			30.5		μs		
Input clock pulse width	Р _{WH} Рw∟	X0		5			ns		
input clock pulse width	Pwlh Pwll	X0A			15.2		μs	*2	
Input clock rise, fall time	tcr tcf	X0		_		5	ns	With external clock	
Internal operating clock	fср			1.5	—	25	MHz	*1	
frequency	fcpl				8.192		kHz		
Internal operating clock	tср			40.0	—	666	ns	*1	
cycle time	t CPL				122.1		μs		


*1 : Be careful of the operating voltage.

*2 : Duty raito should be 50 $\%\pm3$ %.





AC standards are set at the following measurement voltage values.




(2) Reset Input Standards

 $(V_{cc} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$

Parameter	Symbol	Pin	Condi- Value		Value		Remarks	
Farameter Symbo		name	tions	Min	Max	Unit	itemaiks	
			ST —	16 tcp*1		ns	Normal operation	
Reset input time	trstl RST	RST		$\begin{array}{l} Oscillator \ oscillation \ time^{\star 2} \\ + \ 4 \ t_{CP}^{\star 1} \end{array}$		ms	Stop mode	

*1: tcp is internal operating clock cycle time. Refer to "(1) Clock Timing".

*2: Oscillator oscillation time is the time to 90 % of amplitude. For a crystal oscillator this is on the order of several milliseconds to tens of milliseconds. For a FAR/ceramic oscillator, this is several hundred microseconds to several milliseconds. For an external clock signal the value is 0 ms.



(3) Power-on Reset Standards

				$(V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ IA} = -40 \text{ °C to } +85 \text{ °C}$						
Parameter	Symbol	Din nomo	Conditions	Value		Unit	Remarks			
	Symbol Pin name	Conditions	Min	Max	Unit					
Power rise time	tR	Vcc			30	ms	*			
Power down time	toff	Vcc		1		ms	In repeated operation			

N 1

0 7 1/ 1- 0 0 1/ 1/


0 0 V T

40 00 to .05 00)

* : Power rise time requires $V_{CC} < 0.2$ V.

Notes: • The above standards are for the application of a power-on reset.

• Within the device, the power-on reset should be applied by switching the power supply off and on again.



(4) UART Timing


		,		,				
	Parameter	Symbol	Pin	Conditions	Va	Value		Remarks
	Faidillelei	Symbol	FIII	Conditions	Min	Max	Unit	Remains
	Serial clock cycle time	tscyc	—		8 tcp*2		ns	
	SCK↓→SOT delay time	tslov			-80	+80	ns	
		ISLOV		Internal shift clock	-120	+120	ns	$f_{CP} = 8 MHz$
	Valid SIN→SCK↑	twou		mode output pins : C∟*¹ = 80 pF + 1 TTL	100		ns	
www.DataSheel		tıvsн			200		ns	fcp = 8 MHz
	SCK∱→valid SIN hold time	tsнix			tcp*2		ns	
	Serial clock "H" pulse width	ts∺s∟			4 t _{CP} *2		ns	
	Serial clock "L" pulse width	tslsh			4 t _{CP} *2		ns	
	SCK↓→SOT delay time	touov				150	ns	
	SCR↓→SOT delay time	t slov		External shift clock		200	ns	$f_{CP} = 8 MHz$
	Valid SIN→SCK↑	tıvsн		mode output pins : C∟*¹ = 80 pF + 1 TTL	60		ns	
		UVSH			120	—	ns	fcp = 8 MHz
	SCK∱→valid SIN hold time	toury			60		ns	
		t shix			120	—	ns	fcp = 8 MHz

$(V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$

*1 : C_L is the load capacitance applied to pins for testing.

*2 : tcP is internal operating clock cycle time. Refer to " (1) Clock Timing".

Note : AC ratings are for CLK synchronized mode.



(5) Extended I/O Serial Interface Timing

 $(V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$


Parameter	Symbol	Pin	Conditions	Value		Unit	Remarks
Falameter	Symbol	name	Conditions	Min	Max	onin	Remains
Serial clock cycle time	t scyc			8 tcp*2		ns	
SCK↓→SOT delay time	t sLOV			-80	+ 80	ns	
	L SLOV		Internal shift clock mode output pins :	-120	+ 120	ns	$f_{CP} = 8 MHz$
Valid SIN→SCK↑	tivsн		$C_{L^{*1}} = 80 \text{ pF} + 1 \text{ TTL}$	100	_	ns	
	UVSH			200	_	ns	$f_{CP} = 8 MHz$
SCK↑→valid SIN hold time	tsнix			tc₽ ^{*2}	_	ns	
Serial clock "H" pulse width	t shsl			4 tcp*2	_	ns	
Serial clock "L" pulse width	tslsh			4 t _{CP} *2	_	ns	
SCK $\downarrow \rightarrow$ SOT delay time	t slov				150	ns	
	ISLOV		External shift clock mode output pins :		200	ns	$f_{CP} = 8 MHz$
Valid SIN→SCK↑	tivse		$C_{L^{*1}} = 80 \text{ pF} + 1 \text{ TTL}$	60		ns	
	UVSH			120	_	ns	$f_{CP} = 8 MHz$
SCK [↑] →valid SIN hold time	tsнix			60		ns	
	LSHIX			120		ns	$f_{CP} = 8 MHz$

*1 : C_{L} is the load capacitance applied to pins for testing.

*2 : tcp is internal operating clock cycle time. Refer to " (1) Clock Timing".

Notes : • AC ratings are for CLK synchronized mode.

• Values on this table are target values.




(6) Timer Input Timing

 $(V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$

Parameter	Symbol	Pin name	e Conditions		lue	Unit	Remarks
Farameter	Symbol	Finnanie	Conditions	Min	Max	Onic	Neillai KS
Input pulse width	t⊤ıwн t⊤ıw∟	TIN0, IN0, IN1, PWC0, PWC1		4 tcp*		ns	


*: tcp is internal operating clock cycle time. Refer to "(1) Clock Timing".



(7) Timer Output Timing

 $(V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$

Parameter	Sym-	Pin name	Conditions	Value		Unit	Remarks
Falameter	bol	Finnanie	Conditions	Min	Max	Omt	Neillai KS
CLK [↑] →Tout change time PPG0 to PPG3 change time OUT0 to OUT3 change time		TOT0, PPG0 to PPG3, OUT0 to OUT3	Load conditions 80 pF	30	_	ns	



(8) I²C Timing

 $(V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$


Beremeter	Symbol	Condition	Standar	Unit	
Parameter	Symbol	Condition	Min	Max	Unit
SCL clock frequency	fsc∟		0	100	kHz
Hold time (repeated) START condition SDA $\downarrow \rightarrow$ SCL \downarrow	t hdsta	When power supply voltage of	4.0		μs
"L" width of the SCL clock	t LOW	external pull-up resistance is 5.5 V R = 1.3 k Ω , C = 50 pF ^{*2}	4.7		μs
"H" width of the SCL clock	tніgн	When power supply voltage of	4.0		μs
Set-up time (repeated) START condition SCL↑→SDA↓	t susta	external pull-up resistance is 3.6 V $R = 1.6 \text{ k}\Omega, C = 50 \text{ pF}^{*2}$	4.7		μs
Data hold time SCL↓→SDA↓↑	t hddat		0	3.45* ³	μs
Data set-up time		When power supply voltage of external pull-up resistance is 5.5 V $f_{CP}^{*1} \le 20$ MHz, R = 1.3 k Ω , C = 50 pF ^{*2} When power supply voltage of external pull-up resistance is 3.6 V $f_{CP}^{*1} \le 20$ MHz, R = 1.6 k Ω , C = 50 pF ^{*2}	250		ns
SDA↓↑→SCL↑	t sudat	When power supply voltage of external pull-up resistance is 5.5 V $f_{CP}^{*1} > 20$ MHz, R = 1.3 k Ω , C = 50 pF ^{*2} When power supply voltage of external pull-up resistance is 3.6 V $f_{CP}^{*1} > 20$ MHz, R = 1.6 k Ω , C = 50 pF ^{*2}	200		ns
Set-up time for STOP condition SCL↑→SDA↑	t susto	When power supply voltage of external pull-up resistance is 5.5 V	4.0		μs
Bus free time between a STOP and START condition	t BUS	R = 1.3 kΩ, C = 50 pF ^{*2} When power supply voltage of external pull-up resistance is 3.6 V R = 1.6 kΩ, C = 50 pF ^{*2}	4.7		μs

*1 : fcp is internal operation clock frequency. Refer to " (1) Clock Timing".

*2 : R,C : Pull-up resistor and load capacitor of the SCL and SDA lines.

*3 : The maximum thedat only has to be met if the device does not stretch the "L" width (tLow) of the SCL signal.

Note : Vcc = Vcc3 = Vcc5




(9) Trigger Input Timing

 $(V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$

Parameter	Symbol	Pin name	Condi-	Va	lue	Unit	Remarks
Farameter	Symbol	Finnanie	tions	Min	Max	Unit	remarks
Input pulse width	t тrgн,	ADTG,		5 tcP*		ns	Normal operation
	t trgl	IRQ0 to IRQ7		1		μs	Stop mode

*: tcp is internal operating clock cycle time. Refer to "(1) Clock Timing".




(10) Up-down Counter Timing

(Vcc = 2.7 V to 3.6 V, Vss = 0.0 V, T_A = -40 °C to +85 °C)

Parameter	Symbol	Pin name	Conditions	Va	lue	Unit	Remarks
Faiametei	Symbol			Min	Max	Unit	Remarks
AIN input "H" pulse width	t ahl			8 tcp*	—	ns	
AIN input "L" pulse width	tall			8 tcp*	—	ns	
BIN input "H" pulse width	tвнL			8 tcp*		ns	
BIN input "L" pulse width	t BLL			8 tcp*	—	ns	
AIN↑→BIN↑ rise time	t aubu	AIN0, AIN1, BIN0, BIN1	Load conditions 80 pF 4 tcp* 4 tcp*	4 t _{CP} *	—	ns	
BIN↑→AIN↓ fall time	t buad			4 t _{CP} *	—	ns	
AIN↓→BIN↑ rise time	t adbd			4 t _{CP} *	_	ns	
BIN↓→AIN↑ rise time	t BDAU			4 t _{CP} *	—	ns	
BIN↑→AIN↑ rise time	t buau			4 t _{CP} *	—	ns	
AIN↑→BIN↓ fall time	t aubd			4 t _{CP} *	_	ns	
BIN↓→AIN↑ rise time	t BDAD			4 t _{CP} *		ns	
AIN↓→BIN↑ rise time	t adbu			4 t _{CP} *	—	ns	
ZIN input "H" pulse width	tzнL	ZIN0, ZIN1		4 t _{CP} *	—	ns	
ZIN input "L" pulse width	tzll			4 tcp*		ns	

* : tcP is internal operating clock cycle time. Refer to " (1) Clock Timing".



5. A/D Converter Electrical Characteristics


	(Vcc = AVcc = 2.7 V to 3.6 V, Vss = AVss = 0.0 V, 2.7 V \leq AVRH, T _A = -40 °C to +85 °C)							
Parameter	Symbol	Pin name		Unit	Remarks			
Farameter	Symbol	Fininanie	Min	Тур	Max	Unit	Relliars	
Resolution					10	bit		
Total error					±3.0	LSB		
Non-linear error			_	_	±2.5	LSB		
Differential linearity error e ६					±1.9	LSB		
Zero transition voltage	Vот	AN0 to AN7	AV _{ss} – 1.5 LSB	AV _{SS} + 0.5 LSB	AVss + 2.5 LSB	mV		
Full scale transition voltage	VFST	AN0 to AN7	AVRH – 3.5 LSB	AVRH – 1.5 LSB	AVRH + 0.5 LSB	mV		
Conversion time		—	3.68 *1		_	μs		
Analog port input current	Iain	AN0 to AN7	_	0.1	10	μΑ		
Analog input voltage	VAIN	AN0 to AN7	AVss		AVRH	V		
Reference voltage		AVRH	AVss + 2.2		AVcc	V		
Dewer evenly everent	la	AVcc		1.4	3.5	mA		
Power supply current	Іан	AVcc			5 * ²	μΑ		
Reference voltage	Ir	AVRH		94	150	μΑ		
supply current	IRH	AVRH			5 *²	μΑ		
Offset between channels		AN0 to AN7			4	LSB		

*1 : At machine clock frequency of 25 MHz.


*2 : CPU stop mode current when A/D converter is not operating (at $V_{CC} = AV_{CC} = AVRH = 3.0 V$).

• About the external impedance of the analog input and its sampling time

• A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision.



• To satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the resistor value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value.



• If the sampling time cannot be sufficient, connect a capacitor of about 0.1 μ F to the analog input pin.

About errors

As $|AVRH - AV_{SS}|$ becomes smaller, values of relative errors grow larger.

```
Note : Concerning sampling time, and compare time
```

```
When 3.6 V \geq AV<sub>cc</sub> \geq 2.7 V, then
```

Sampling time : 1.92 $\mu s, \ compare \ time : 1.1 \ \mu s$


Settings should ensure that actual values do not go below these values due to operating frequency changes.

Parameter	Conditions		Value		Unit	Remarks
Farameter	Conditions	Min	Тур	Max	Unit	itemarks
Sector erase time		—	1	15	S	Excludes 00⊦ programming prior erasure
Chip erase time	$\begin{array}{l} T_{\text{A}}=+~25~^{\circ}\text{C},\\ \text{V}_{\text{CC}}=3.0~\text{V} \end{array}$		7	_	S	Excludes 00⊦ programming prior erasure
Word (16-bit) programming time			16	3600	μs	Excludes system-level overhead
Program/Erase cycle	—	10000	_		cycle	
Flash Memory Data hold time	Average T _A = + 85 °C	10			year	*


• Flash Memory Program/Erase Characteristics

* : The value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at +85 °C).

• Use of the X0/X1, X0A/X1A pins



• Sample use with external clock input





■ ORDERING INFORMATION

Model	Package	Remarks
MB90F983 MB90982	64-pin plastic LQFP (FPT-64P-M03)	

ww.DataSheet4U.com

■ PACKAGE DIMENSIONS





The information for microcontroller supports is shown in the following homepage. http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html

FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.