16-bit Microcontroller

CMOS

F²MC-16LX MB90330A Series

MB90333A/F334A/F335A/V330A

■ DESCRIPTION

The MB90330A series are 16-bit microcontrollers designed for applications, such as personal computer peripheral devices, that require USB communications. The USB feature supports not only 12-Mbps Function operation but also Mini-HOST operation. It is equipped with functions that are suitable for personal computer peripheral devices such as displays and audio devices, and control of mobile devices that support USB communications. While inheriting the AT architecture of the F²MC family, the instruction set supports the C language and extended addressing modes and contains enhanced signed multiplication and division instructions as well as a substantial collection of improved bit manipulation instructions. In addition, long word processing is now available by introducing a 32-bit accumulator.

Note: F²MC is the abbreviation of FUJITSU Flexible Microcontroller.

■ FEATURES

- Clock
 - · Built-in oscillation circuit and PLL clock frequency multiplication circuit
 - · Oscillation clock
- www.DataSheThe.main clock is the oscillation clock divided into 2 (for oscillation 6 MHz : 3 MHz)
 - Clock for USB is 48 MHz
 - Machine clock frequency of 6 MHz, 12 MHz, or 24 MHz selectable
 - Minimum execution time of instruction : 41.6 ns (6 MHz oscillation clock, 4-time multiplied : machine clock 24 MHz and at operating Vcc = 3.3 V.
 - The maximum memory space : 16 Mbytes
 - 24-bit addressing

(Continued)

For the information for microcontroller supports, see the following web site.

http://edevice.fujitsu.com/micom/en-support/



(Continued)

Bank addressing

• Instruction system

- Data types: Bit, Byte, Word and Long word
- Addressing mode (23 types)
- Enhanced high-precision computing with 32-bit accumulator
- Enhanced Multiply/Divide instructions with sign and the RETI instruction

Instruction system compatible with high-level language (C language) and multi-task

- Employing system stack pointer
- Instruction set symmetry and barrel shift instructions

Program Patch Function (2 address pointer)

• 4-byte instruction queue

• Interrupt function

- · Priority levels are programmable
- 32 interrupts function

Data transfer function

- Extended intelligent I/O service function (EI2OS): Maximum of 16 channels
- μDMAC : Maximum 16 channels

• Low Power Consumption Mode

- Sleep mode (with the CPU operating clock stopped)
- Time-base timer mode (with the oscillator clock and time-base timer operating)
- Stop mode (with the oscillator clock stopped)
- CPU intermittent operation mode (with the CPU operating at fixed intervals of set cycles)
- Watch mode (with 32 kHz oscillator clock and watch timer operating)

Package

- LQFP-120P (FPT-120P-M24: 0.40 mm pin pitch)
- LQFP-120P (FPT-120P-M21 : 0.50 mm pin pitch)

w.DataSheet4U.com

- Process : CMOS technology
- \bullet Operation guaranteed temperature : 40 $^{\circ}\text{C}$ to + 85 $^{\circ}\text{C}$ (0 $^{\circ}\text{C}$ to + 70 $^{\circ}\text{C}$ when USB is in use)

■ INTERNAL PERIPHERAL FUNCTION (RESOURCE)

• I/O port : Max 94 ports

Time-base timer: 1 channel
Watchdog timer: 1 channel
Watch timer: 1 channel

• 16-bit reload timer: 3 channels

Multi-functional timer

- 16-bit free run timer: 1 channel
- Output compare : 4 channels

An interrupt request can be output when the 16-bit free-run timer value matches the compare register value.

- Input capture : 4 channels
 - Upon detection of the effective edge of the signal input to the external input pin, the input capture unit sets the input capture data register to the 16-bit free-run timer value to output an interrupt request.
- 8/16-bit PPG timer (8-bit × 6 channels or 16-bit × 3 channels) the period and duty of the output pulse can be set by the program.
- 16-bit PWC timer : 1 channel

Timer function and pulse width measurement function

• UART: 4 channels

- Full-duplex double buffer (8-bit length)
- Asynchronous transfer or clock-synchronous serial (Extended I/O serial) transfer can be set.

• Extended I/O serial interface : 1 channel

• DTP/External interrupt circuit (8 channels)

- Activate the extended intelligent I/O service by external interrupt input
- · Interrupt output by external interrupt input

Delay interrupt output module

Output an interrupt request for task switching

www.Data8/f0-bit A/D converter : 16 channels

• 8-bit resolution or 10-bit resolution can be set.

• USB: 1 channel

- USB function (correspond to USB Full Speed)
- Full Speed is supported/Endpoint are specifiable up to six.
- Dual port RAM (The FIFO mode is supported).
- Transfer type: Control, Interrupt, Bulk, or Isochronous transfer possible
- USB Mini-HOST function

• I2C Interface: 3 channels

- Supports Intel SM bus standard and Phillips I²C bus standards
- Two-wire data transfer protocol specification
- Master and slave transmission/reception

■ PRODUCT LINEUP

Part number	MB90V330A	MB90F334A	MB90F335A	MB90333A	
Туре	For evaluation	Built-in Flash memory	Built-in Flash memory	Built-in MASK ROM	
ROM capacity	No	384 Kbytes	512 Kbytes	256 Kbytes	
RAM capacity	28 Kbytes	24 Kbytes	30 Kbytes	16 Kbytes	
Emulator-specific power supply *	Yes		_		
CPU functions	Number of basic instr Minimum instruction of Addressing type Program Patch Funct Maximum memory sp	execution time: 41. (W of: 23 ion: For	instructions 6 ns/at oscillation of hen 4 times are use 24 MHz) types 2 address pointers Mbytes		
Ports	I/O Ports (CMOS) 94	ports			
UART	Equipped with full-duplex double buffer Clock synchronous or asynchronous operation selectable It can also be used for I/O serial Built-in special baud-rate generator Built-in 4 channels				
16-bit reload timer	16-bit reload timer operation Built-in 3 channels				
Multi-functional timer	16-bit free run timer × 1 channel Output compare × 4 channels Input capture × 4 channels 8/16-bit PPG timer (8-bit mode × 6 channels, 16-bit mode × 3 channels) 16-bit PWC timer × 1 channel				
taSheet4U.com 8/10-bit A/D converter	16 channels (input me 8-bit resolution or 10- Conversion time : 7.1	bit resolution can be		ck at maximum)	
DTP/External interrupt	8 channels Interrupt factor : "L"→	"H" edge/"H"→"L" e	dge/"L" level/"H" lev	el selectable	
I ² C	3 channels				
Extended I/O serial interface	1 channel				
USB	1 channel USB function (correspond to USB Full Speed) USB Mini-HOST function				
External bus interface	For multi-bus/non-mu	lti-bus			
Withstand voltage of 5 V	16 ports (excluding U	TEST and I/O for I20	C)		
Low Power Consumption Mode	ption Mode Sleep mode/Time-base timer mode/Stop mode/CPU intermittent mode/Watch mode				
Process	CMOS				
Operating voltage	3.3 V ± 0.3 V (at max	imum machine cloc	< 24 MHz)		

^{*:} It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the MB2147-01 or MB2147-20 hardware manual (3.3 Emulator-dedicated Power Supply Switching) about details.

■ PACKAGES AND PRODUCT MODELS


Package	MB90333A	MB90F334A	MB90F335A	MB90V330A
FPT-120P-M24 (LQFP-0.40 mm)	0	0	0	×
FPT-120P-M21 (LQFP-0.50 mm)	0	0	0	×
PGA-299C-A01 (PGA)	×	×	×	0

 \bigcirc : Yes \times : No

Note: For detailed information on each package, refer to "■ PACKAGE DIMENSIONS".

www.DataSheet4U.com

■ PIN ASSIGNMENT



■ PIN DESCRIPTION

Pin no.	Pin name	I/O Circuit type*	Function			
108, 107	108, 107 X0, X1 A		Terminals to connect the oscillator. When connecting an external clock, leave the X1 pin side unconnected.			
13, 14	X0A, X1A	Α	32 kHz oscillation terminals.			
90	RST	F	External reset input pin.			
20.1.400	P00 to P07		General purpose input/output port. The ports can be set to be added with a pull-up resistor (RD00 to RD07 = 1) by the pull-up resistor setting register (RDR0). (When the power output is set, it is invalid.)			
93 to 100	AD00 to AD07	Н	Function as an I/O pin for the low-order external address and data bus in multiplex mode.			
	D00 to D07		Function as an output pin for the low-order external data bus in non- multiplex mode.			
	P10 to P13	Н	General purpose input/output port. The ports can be set to be added with a pull-up resistor (RD10 to RD13 = 1) by the pull-up resistor setting register (RDR1). (When the power output is set, it is invalid.)			
101 to 104	AD08 to AD11		Function as an I/O pin for the high-order external address and data bus in multiplex mode.			
	D08 to D11		Function as an output pin for the high-order external data bus in non-multiplex mode.			
au DataShantik ka	P14 to P17		General purpose input/output port. The ports can be set to be added with a pull-up resistor (RD14 to RD17 = 1) by the pull-up resistor setting register (RDR1). (When the power output is set, it is invalid.)			
w.Dalfp 0996 641/122	AD12 to D15	Н	Function as an I/O pin for the high-order external address and data bus in multiplex mode.			
	D12 to D15		Function as an output pin for the high-order external data bus in non-multiplex mode.			
	P20 to P23		This is a general purpose I/O port. When the bits of external address output control register (HACR) are set to "1" in external bus mode, these pins function as general purpose I/O ports.			
113 to 116	A16 to A19	D	When the bits of external address output control register (HACR) are set to "0" in multiplex mode, these pins function as address high output pins.			
	A16 to A19		When the bits of external address output control register (HACR) are set to "0" in non-multiplex mode, these pins function as address high output pins.			

	Pin no.	Pin name	I/O Circuit type*	Function
		P24 to P27		This is a general purpose I/O port. When the bits of external address output control register (HACR) are set to "1" in external bus mode, these pins function as general purpose I/O ports.
	117 to 120	A20 to A23	D	When the bits of external address output control register (HACR) are set to "0" in multiplex mode, these pins function as address high output pins.
		A20 to A23		When the bits of external address output control register (HACR) are set to "0" in non-multiplex mode, these pins function as address high output pins.
		PPG0 to PPG3		Function as ch.0 to ch.3 output pins for the 8-bit PPG timer.
		P30		General purpose input/output port.
	1	A00	D	Function as the external address pin in non-multi-bus mode.
		TIN1		Function as an event input pin for 16-bit reload timer ch.1.
		P31		General purpose input/output port.
	2	A01	D	Function as the external address pin in non-multi-bus mode.
		TOT1		Function as the output pin for 16-bit reload timer ch.1.
		P32		General purpose input/output port.
	3	A02	D	Function as the external address pin in non-multi-bus mode.
		TIN2		Function as an event input pin for 16-bit reload timer ch.2.
		P33		General purpose input/output port.
	4	A03	-	Function as the external address pin in non-multi-bus mode.
		TOT2		Function as the output pin for 16-bit reload timer ch.2.
	5 to 0	P34 to P37		General purpose input/output port.
www.Da	5 to 8 staSheet4U.com	A04 to A07	D	Function as the external address pin in non-multi-bus mode.
		P40		General purpose input/output port.
	9	A08	G	Function as the external address pin in non-multi-bus mode.
		TIN0		Function as an event input pin for 16-bit reload timer ch.0.
		P41		General purpose input/output port.
	10	A09	G	Function as the external address pin in non-multi-bus mode.
		TOT0		Function as the output pin for 16-bit reload timer ch.0.
		P42		General purpose input/output port.
	11	A10	G	Function as the external address pin in non-multi-bus mode.
		SIN0		Function as a data input pin for UART ch.0.
		P43		General purpose input/output port.
	12	A11	G	Function as the external address pin in non-multi-bus mode.
		SOT0		Function as a data output pin for UART ch.0.
		P44		General purpose input/output port.
	17	A12	G	Function as the external address pin in non-multi-bus mode.
		SCK0		Function as a clock I/O pin for UART ch.0.

P45	ous mode.
SIN1 P46 A14 General purpose input/output port. Function as a data input pin for UART ch.1. General purpose input/output port. Function as the external address pin in non-multi-bus mode. Function as a data output pin for UART ch.1. General purpose input/output port. General purpose input/output port. Function as the external address pin in non-multi-bus mode. Function as a clock I/O pin for UART ch.1. General purpose input/output port. Function as the address latch enable signal pin in external be general purpose input/output port. Function as the read strobe output pin in external bus mode. General purpose input/output port. General purpose input/output port.	ous mode.
P46 A14 General purpose input/output port. Function as the external address pin in non-multi-bus mode. Function as a data output pin for UART ch.1. P47 General purpose input/output port. General purpose input/output port. Function as the external address pin in non-multi-bus mode. Function as the external address pin in non-multi-bus mode. Function as a clock I/O pin for UART ch.1. General purpose input/output port. Function as the address latch enable signal pin in external beautiful purpose input/output port. General purpose input/output port. Function as the read strobe output pin in external bus mode. General purpose input/output port.	ous mode.
19	ous mode.
Function as a data output pin for UART ch.1. P47 General purpose input/output port. Function as the external address pin in non-multi-bus mode. Function as a clock I/O pin for UART ch.1. P50 ALE P50 ALE P51 Ceneral purpose input/output port. Function as the address latch enable signal pin in external bus mode. General purpose input/output port. Function as the read strobe output pin in external bus mode. General purpose input/output port. Function as the read strobe output pin in external bus mode. General purpose input/output port.	ous mode.
P47 General purpose input/output port. GENERAL P50 ALE P51 B2 P52 General purpose input/output port. General purpose input/output port. Function as the external address pin in non-multi-bus mode. Function as a clock I/O pin for UART ch.1. General purpose input/output port. Function as the address latch enable signal pin in external bus mode. General purpose input/output port. Function as the read strobe output pin in external bus mode. General purpose input/output port. General purpose input/output port.	ous mode.
20 A15 G Function as the external address pin in non-multi-bus mode. 81 P50 ALE General purpose input/output port. 82 P51 Function as the address latch enable signal pin in external bus mode. General purpose input/output port. Function as the read strobe output pin in external bus mode. General purpose input/output port. Function as the read strobe output pin in external bus mode. General purpose input/output port.	ous mode.
SCK1 P50 ALE P51 RD P52 Function as a clock I/O pin for UART ch.1. General purpose input/output port. Function as the address latch enable signal pin in external b General purpose input/output port. Function as the read strobe output pin in external bus mode. General purpose input/output port. General purpose input/output port.	ous mode.
P50	
81 ALE Function as the address latch enable signal pin in external b 82 P51 Enction as the address latch enable signal pin in external b General purpose input/output port. Function as the read strobe output pin in external bus mode. General purpose input/output port.	
ALE Function as the address latch enable signal pin in external by P51	
RD L Function as the read strobe output pin in external bus mode. P52 General purpose input/output port.	
RD Function as the read strobe output pin in external bus mode. P52 General purpose input/output port.	i <u>.</u>
F 10 1	
WRL Function as the data write strobe output pin on the lower side bus mode. This pin functions as a general-purpose I/O port w bit in the EPCR register is "0".	
P53 General purpose input/output port.	
Function as the data write strobe output pin on the higher side 16-bit external bus mode. This pin functions as a general-put when the WRE bit in the EPCR register is "0".	
P54 General purpose input/output port.	
Www.DataSheet4U.con 85 HRQ HRQ Function as the hold request input pin in external bus mode. functions as a general-purpose I/O port when the HDE bit in register is "0".	
P55 General purpose input/output port.	
Function as the hold acknowledge output pin in external bus n functions as a general-purpose I/O port when the HDE bit in register is "0".	
P56 General purpose input/output port.	
Pan RDY Function as the external ready input pin in external bus mode functions as a general-purpose I/O port when the RYE bit in register is "0".	
P57 General purpose input/output port.	
Punction as the machine cycle clock output pin in external but pin functions as a general-purpose I/O port when the CKE bit register is "0".	
P60, P61 C General purpose input/output port. (With stand voltage of 5 \	V)
INT0, INT1 Function as external interrupt ch.0 and ch.1 input pins.	

Р	Pin no.	Pin name	I/O Circuit type*	Function
		P62		General purpose input/output ports. (Withstand voltage of 5 V)
	23	INT2	С	Function as an external interrupt ch.2 input pin.
		SIN	=	Extended I/O serial interface data input pin.
		P63		General purpose input/output port. (Withstand voltage of 5 V)
	24	INT3	С	Function as an external interrupt ch.3 input pin.
		SOT	=	Extended I/O serial interface data output pin.
		P64		General purpose input/output port. (Withstand voltage of 5 V)
	25	INT4	С	Function as an external interrupt ch.4 input pin.
		SCK		Extended I/O serial interface clock input/output pin.
		P65		General purpose input/output port. (Withstand voltage of 5 V)
	26	INT5	С	Function as an external interrupt ch.5 input pin.
		PWC	-	Function as the PWC input pin.
		P66		General purpose input/output port. (Withstand voltage of 5 V)
	07	INT6		Function as an external interrupt ch.6 input pin.
	27	SCL0	С	Function as the ch.0 clock I/O pin for the I ² C interface. Set port output to High-Z during I ² C interface operations.
		P67		General purpose input/output port. (Withstand voltage of 5 V)
	28	INT7	С	Function as an external interrupt ch.7 input pin.
		SDA0		Function as the ch.0 data I/O pin for the I ² C interface. Set port output to High-Z during I ² C interface operations.
20	0 to 46	P70 to P77	ı	General purpose input/output port.
38	9 to 46	AN0 to AN7	'	Function as input pins for analog ch.0 to ch.7.
DataM	October /TI Food	P80 to P87		General purpose input/output port.
.Dala 43	84ø455:	AN8 to AN15		Function as input pins for analog ch.8 to ch.15.
	00	P90		General purpose input/output port.
	29	SIN2	D	Function as a data input pin for UART ch.2.
	20	P91		General purpose input/output port.
	30	SOT2	D	Function as a data output pin for UART ch.2.
	0.1	P92	_	General purpose input/output port.
	31	SCK2	D	Function as a clock I/O pin for UART ch.2.
	00	P93	_	General purpose input/output port.
	32	SIN3	D	Function as a data input pin for UART ch.3.
	00	P94	_	General purpose input/output port.
	33	SOT3	D	Function as a data output pin for UART ch.3.
	0.4	P95	_	General purpose input/output port.
	34	SCK3	D	Function as a clock I/O pin for UART ch.3.
		P96		General purpose input/output port. (Withstand voltage of 5 V)
	35	ADTG	С	Function as the external trigger input pin when the A/D converter is being used
	55	710		i anonom do uno externar ingger inpat più union uno 7 4 B converter le benng deca


Pin no.	Pin name	I/O Circuit type*	Function				
56 to 59	PA0 to PA3	С	General purpose input/output port. (Withstand voltage of 5 V)				
30 10 39	IN0 to IN3	C	Function as the input capture ch.0 to ch.3 trigger inputs.				
60 to 63	PA4 to PA7	С	General purpose input/output port. (Withstand voltage of 5 V)				
OUT0 to OUT3		C	Function as the output compare ch.0 to ch.3 event output pins.				
	PB0		General purpose input/output port. (Withstand voltage of 5 V)				
64	SCL1	С	Function as the ch.1 clock I/O pin for the I ² C interface. Set port output to High-Z during I ² C interface operations.				
	PB1		General purpose input/output port. (Withstand voltage of 5 V)				
65	SDA1	С	Function as the ch.1 data I/O pin for the I ² C interface. Set port output to High-Z during I ² C interface operations.				
	PB2		General purpose input/output port. (Withstand voltage of 5 V)				
66	SCL2	С	Function as the ch.2 clock I/O pin for the I ² C interface. Set port output to High-Z during I ² C interface operations.				
	PB3		General purpose input/output port. (Withstand voltage of 5 V)				
67	SDA2	С	Function as the ch.2 data I/O pin for the I ² C interface. Set port output to High-Z during I ² C interface operations.				
68	PB4	С	General purpose input/output port. (Withstand voltage of 5 V)				
00.70	PB5, PB6		General purpose input/output port.				
69, 70	PPG4, PPG5	D	Function as ch.4 and ch.5 output pins for the 8-bit PPG timer.				
71	UTEST	С	USB test pin. Connect this to a pull-down resistor during normal usage.				
73	DVM	K	USB function D- pin.				
74	DVP	K	USB function D+ pin.				
taSheet4U.	om HVM	K	USB Mini-HOST D- pin.				
78	HVP	K	USB Mini-HOST D+ pin.				
80	HCON	Е	External pull-up resistor connect pin.				
36	AVcc	_	A/D converter power supply pin.				
37	AVRH	J	A/D converter external reference power supply pin.				
38	AVss	_	A/D converter power supply pin.				
87 to 89	MD2 to MD0	В	Operation mode select input pin.				
15	Vcc	_	Power supply pin.				
75	Vcc	_	Power supply pin.				
79	Vcc	_	Power supply pin.				
105	Vcc	_	Power supply pin.				
16	Vss	_	Power supply pin (GND).				
47	Vss	_	Power supply pin (GND).				
72	Vss	_	Power supply pin (GND).				
76	Vss	_	Power supply pin (GND).				
106	Vss	_	Power supply pin (GND).				

^{* :} For circuit information, refer to "■ I/O CIRCUIT TYPE".

■ I/O CIRCUIT TYPE

	Туре	Circuit	Remarks
	A	Clock input X1A X0 X0A Standby control signal	 High-rate oscillation feedback resistor, approx.1 MΩ Low-rate oscillation feedback resistor, approx.10 MΩ With standby control
	В	CMOS hysteresis input	CMOS hysteresis input
	С	N-ch Nout CMOS hysteresis input Standby control signal	CMOS hysteresis input N-ch open drain output
www.Dફ	D itaSheet4l	P-ch Pout N-ch Nout CMOS hysteresis input Standby control signal	CMOS output CMOS hysteresis input (With input interception function at standby) Notes: Share one output buffer because both output of I/O port and internal resource are used. Share one input buffer because both input of I/O port and internal resource are used.
	E	P-ch Pout N-ch Nout	CMOS output
	F	CMOS hysteresis input	CMOS hysteresis input with pull-up resistor

	Туре	Circuit	Remarks
	G	P-ch Pout Open drain control signal N-ch Nout CMOS hysteresis input Standby control signal	CMOS output CMOS hysteresis input (With input interception function at standby) With open drain control signal
	Н	P-ch Pout N-ch Nout N-ch Nout Standby control signal	CMOS output CMOS input (With input interception function at standby) With input pull-up register control
www.Da	I taSheet4l	P-ch Pout N-ch Nout The CMOS hysteresis input Standby control signal A/D converter analog input	CMOS output CMOS hysteresis input (With input interception function at standby) Analog input (The A/D converter analog input is enabled when the corresponding bit in the analog input enable register (ADER) is 1.) Notes: Because the output of the I/O port and the output of internal resources are used combinedly, one output buffer is shared. Because the input of the I/O port and the input of internal resources are used combinedly, one input buffer is shared.
	J	AVRH input A/D converter analog input enable signal	A/D converter (AVRH) voltage input pin



■ HANDLING DEVICES

1. Preventing latch-up and turning on power supply

Latch-up may occur on CMOS IC under the following conditions:

- If a voltage higher than Vcc or lower than Vss is applied to input and output pins.
- A voltage higher than the rated voltage is applied between Vcc pin and Vss pin.
- If the AVcc power supply is turned on before the Vcc voltage.

Ensure that you apply a voltage to the analog power supply at the same time as Vcc or after you turn on the digital power supply (when you perform power-off, turn off the analog power supply first or at the same time as Vcc and the digital power supply).

If latch-up occurs, the supply current increases rapidly, sometimes resulting in thermal breakdown of the device. Use meticulous care not to let any voltage exceed the maximum rating.

2. Treatment of unused pins

Leaving unused input pins unconnected can cause abnormal operation or latch-up, leading to permanent damage.

Unused input pins should always be pulled up or down through resistance of at least 2 $k\Omega$. Any unused input/output pins may be set to output mode and left open, or set to input mode and treated the same as unused input pins. If there is unused output pin, make it to open.


3. Treatment of power supply pins on models with A/D converters

Even when the A/D converters are not in use, be sure to make the necessary connections AVcc = AVRH = Vcc, and AVss = Vss.

4. About the attention when the external clock is used

Even when using an external clock signal, an oscillation stabilization delay is applied after a power-on reset or when recovering from sub clock or stop mode. When suing an external clock, 25 MHz should be the upper frequency limit.

The following figure shows a sample use of external clock signals.



5. Treatment of power supply pins (Vcc/Vss)

In products with multiple $V_{\rm CC}$ or $V_{\rm SS}$ pins, the pins of the same potential are internally connected in the device to avoid abnormal operations including latch-up. However, you must connect the pins to external power supply and a ground line to lower the electro-magnetic emission level, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating. Moreover, connect the current supply source with the $V_{\rm CC}$ and $V_{\rm SS}$ pins of this device at the low impedance.

It is also advisable to connect a ceramic bypass capacitor of approximately 0.1 μ F between V_{CC} pin and V_{SS} pin near this device.

6. About Crystal oscillator circuit

Noise near the X0/X1 pins and X0A/X1A pins may cause the device to malfunction. Design the printed circuit board so that X0/X1 pins and X0A/X1A pins, the crystal oscillator (or the ceramic oscillator) and the bypass capacitor to ground are located as close to the device as possible.

It is strongly recommended to design the PC board artwork with the X0/X1 pins and X0A/X1A pins surrounded by ground plane because stable operation can be expected with such a layout.

Please ask the crystal maker to evaluate the oscillational characteristics of the crystal and this device.

7. Caution on Operations during PLL Clock Mode

On this microcontroller, if in case the crystal oscillator breaks off or an external reference clock input stops while the PLL clock mode is selected, a self-oscillator circuit contained in the PLL may continue its operation at its self-running frequency. However, Fujitsu will not guarantee results of operations if such failure occurs.

8. Stabilization of supply voltage

A sudden change in the supply voltage may cause the device to malfunction even within the Vcc supply voltage operating range. For stabilization reference, the supply voltage should be stabilized so that Vcc ripple variations (peak-to-peak value) at commercial frequencies (50 Hz/60 Hz) fall below 10% of the standard Vcc supply voltage and the transient regulation does not exceed 0.1 V/ms at temporary changes such as power supply switching.

9. When the dual-supply is used as a single-supply device


If you are using only a single-system of the MB90330A series that come in the dual-system product, use it with $X0A = V_{SS}$: X1A = OPEN.

10. Writing to flash memory

For serial writing to flash memory, always make sure that the operating voltage V_{CC} is between 3.13 V and 3.6 V. For normal writing to flash memory, always make sure that the operating voltage V_{CC} is between 3.0 V and 3.6 V.

www.DataSheet4U.com

■ BLOCK DIAGRAM




*: Channel for use in 8-bit mode. 3 channels (ch.1, ch.3, ch.5) are used in 16-bit mode.

Note : I/O ports share pins with peripheral function (resources) $\mbox{.}$

For details, refer to "■ PIN ASSIGNMENT" and "■ PIN DESCRIPTION".

Note also that pins used for peripheral function (resources) cannot serve as I/O ports.

■ MEMORY MAP




Memory map of MB90330A series (1/3)

Internal I	ROM external bu	s mode (w	ith ROM mirror fu	inction)			
	MB90V330A		MB90F334A		MB90F335A		MB90333A
FFFFFFH FF0000H	ROM (FF bank)	FFFFFFH FF0000H	ROM (FF bank)	FFFFFFH FF0000H	ROM (FF bank)	FFFFFFH FF0000H	ROM (FF bank)
FEFFFFH FE0000H	ROM (FE bank)	FEFFFFH FE0000H	ROM (FE bank)	FEFFFFH FE0000H	ROM (FE bank)	FEFFFFH FE0000H	ROM (FE bank)
FDFFFFH	ROM (FD bank)	FDFFFFH	ROM (FD bank)	FDFFFFH FD0000H	ROM (FD bank)	FDFFFFH	ROM (FD bank)
FD0000H FCFFFFH FC0000H	ROM (FC bank)	FD0000H FCFFFFH FC0000H	*1	FCFFFFH FC0000H	ROM (FC bank)	FD0000H FCFFFFH FC0000H	*2
FBFFFFH FB0000H	ROM (FB bank)	FBFFFFH FB0000H	ROM (FB bank)	FBFFFFH FB0000H	ROM (FB bank)	FBFFFFH FB0000H	ROM (FB bank)
FAFFFFн FA0000н	ROM (FA bank)	FAFFFFH FA0000H	ROM (FA bank)	FAFFFFH FA0000H	ROM (FA bank)	FAFFFH FA0000H	*2
F9FFFFн <u>F90000</u> н	ROM (F9 bank)	F9FFFн F90000н	ROM (F9 bank)	F9FFFFн F90000н	ROM (F9 bank)	F9FFFFн F90000н	External area
F8FFFн F80000н	ROM (F8 bank)	F8FFFFн F80000н	*1	F8FFFFн F80000н	ROM (F8 bank)	F8FFFFн F80000н	External area
	External area		External area		External area		External area
00FFFFн	ROM	00FFFFн	ROM	00FFFFн	ROM	00FFFFн	ROM
008000н 007FFFн	(image of FF bank)	008000н 007FFFн	(image of FF bank)	008000н 007FFFн	(image of FF bank)	008000н 007FFFн	(image of FF bank)
007900н	Peripheral area	007900н	Peripheral area	007900н	Peripheral area	007900н	Peripheral area
007100н	External area		External area				External area
		006100н			RAM area (30 Kbytes)	004100н	
ww.DataSheet4U.co	RAM area n (28 Kbytes)		RAM area (24 Kbytes)		, , , , ,		RAM area (16 Kbytes)
000100н	Register	000100н	Register	000100н	Register	000100н	Register
0000FВн		0000FВн		0000FВн		0000FВн	
	Peripheral area		Peripheral area		Peripheral area		Peripheral area
000000н		000000н		000000н		000000н	

^{*1:} In the area of F80000н to F8FFFFн and FC0000н to FCFFFFн at MB90F334A, a value of "1" is read at read operating.

Memory map of MB90330A series (2/3)

^{*2:} In the area of FA0000н to FAFFFFн and FC0000н to FCFFFFн at MB90333A, a value of "1" is read at read operating.




Memory map of MB90330A series (3/3)

Notes: • When the ROM mirror function register has been set, the mirror image data at higher addresses ("FF8000H to FFFFFH") of bank FF is visible from the higher addresses ("008000H to 00FFFFH") of bank 00.


- The ROM mirror function is effective for using the C compiler small model.
- The lower 16-bit addresses of bank FF are equivalent to those of bank 00. Since the ROM area in bank FF exceeds 48 Kbytes, however, the mirror image of all the data in the ROM area cannot be reproduced in bank 00.
- When the C compiler small model is used, the data table mirror image can be shown at "008000H to 00FFFFH" by storing the data table at "FF8000H to FFFFFFH". Therefore, data tables in the ROM area can be referred without declaring the far addressing with the pointer.
- MB90F335A has the larger size of RAM area than MB90V330A, so that the emulation memory area needs
 to be set in the tools for a larger size of emulation area than 007100H.
 For details of setting, please refer to "Notes on Debug Environment Setting for MB90330A Series" by
 clicking "Application note" at the following URL.
 http://edevice.fujitsu.com/micom/en-support/
- 3 cycles are required to access to the emulation memory area (007100H to 0078FFH), which is 1 cycle more than to the mounted BAM area.

■ F²MC-16L CPU PROGRAMMING MODEL


• Dedicated register



• General purpose register



• Processor status



■ I/O MAP

Add	dress	Register abbreviation	Register	Read/ Write	Resource name	Initial Value	
000	0000н	PDR0	Port 0 Data Register	R/W	Port 0	XXXXXXXX	
000	0001н	PDR1	Port 1 Data Register	R/W	Port 1	XXXXXXXX	
000	0002н	PDR2	Port 2 Data Register	R/W	Port 2	XXXXXXXXB	
000	0003н	PDR3	Port 3 Data Register	R/W	Port 3	XXXXXXXXB	
000	0004н	PDR4	Port 4 Data Register	R/W	Port 4	XXXXXXXXB	
000	0005н	PDR5	Port 5 Data Register	R/W	Port 5	XXXXXXXXB	
000	0006н	PDR6	Port 6 Data Register	R/W	Port 6	XXXXXXXX	
000	0007н	PDR7	Port 7 Data Register	R/W	Port 7	XXXXXXXX	
000	0008н	PDR8	Port 8 Data Register	R/W	Port 8	XXXXXXXX	
000	0009н	PDR9	Port 9 Data Register	R/W	Port 9	- XXXXXXXB	
000	000Ан	PDRA	Port A Data Register	R/W	Port A	XXXXXXXX	
000	000Вн		Prohibit	ted			
000	000Сн	PDRB	Port B Data Register	R/W	Port B	- XXXXXXXB	
000	000Дн	DDRB	Port B Direction Register	R/W	Port B	- 0 0 0 0 0 0 0 _B	
000	000Ен		Prohibited				
000)00Fн		Pidilibil				
000	0010н	DDR0	Port 0 Direction Register	R/W	Port 0	00000000	
000	0011н	DDR1	Port 1 Direction Register	R/W	Port 1	00000000	
000	0012н	DDR2	Port 2 Direction Register	R/W	Port 2	0 0 0 0 0 0 0 0 _B	
000	0013н	DDR3	Port 3 Direction Register	R/W	Port 3	0 0 0 0 0 0 0 0 _B	
000	0014н	DDR4	Port 4 Direction Register	R/W	Port 4	0 0 0 0 0 0 0 0 _B	
000	0015н	DDR5	Port 5 Direction Register	R/W	Port 5	0 0 0 0 0 0 0 0 _B	
000	0016н	DDR6	Port 6 Direction Register	R/W	Port 6	0 0 0 0 0 0 0 0 _B	
at000	90 47⊬°	DDR7	Port 7 Direction Register	R/W	Port 7	0 0 0 0 0 0 0 0 _B	
000	0018н	DDR8	Port 8 Direction Register	R/W	Port 8	0 0 0 0 0 0 0 0 _B	
000	0019н	DDR9	Port 9 Direction Register	R/W	Port 9	- 0 0 0 0 0 0 0в	
000	01Ан	DDRA	Port A Direction Register	R/W	Port A	0 0 0 0 0 0 0 0 _B	
000	001Вн	ODR4	Port 4 Output Pin Register	R/W	Port 4 (open drain control)	0 0 0 0 0 0 0 0 0	
000	01Сн	RDR0	Port 0 Pull-up Resistance Register	R/W	Port 0 (PULL-UP)	0 0 0 0 0 0 0 0 _B	
000	01Dн	RDR1	Port 1 Pull-up Resistance Register	R/W	Port 1 (PULL-UP)	0 0 0 0 0 0 0 0 _B	
000	01Ен	ADER0	Analog Input Enable Register 0	R/W	Port 7, 8, A/D	11111111	
000)01Fн	ADER1	Analog Input Enable Register 1	R/W	Port 7, 8, A/D	11111111	
000	0020н	SMR0	Serial Mode Register 0	R/W		0 0 1 0 0 0 0 0 _B	
000	0021н	SCR0	Serial Control Register 0	R/W		0 0 0 0 0 1 0 0 _B	
000	0022н	SIDR0	Serial Input Data Register 0	R	UART0	XXXXXXXX	
000	JUZZH	SODR0	Serial Output Data Register 0	W	1	AAAAAAAB	
000	0023н	SSR0	Serial Status Register 0	R/W	1	00001000	
000	0024н	UTRLR0	UART Prescaler Reload Register 0	R/W	Communication	00000000	
000	0025н	UTCR0	UART Prescaler Control Register 0	R/W	Prescaler (UART0)	0000-000в	

Ī	Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
Ť	000026н	SMR1	Serial Mode Register 1	R/W		0 0 1 0 0 0 0 0в
†	000027н	SCR1	Serial Control Register 1	R/W	1	00000100в
1	000028н	SIDR1	Serial Input Data Register 1	R	UART1	VVVVVV-
	000026H	SODR1	Serial Output Data Register 1	W		XXXXXXX
Ī	000029н	SSR1	Serial Status Register 1	R/W		0 0 0 0 1 0 0 0в
Ī	00002Ан	UTRLR1	UART Prescaler Reload Register 1	R/W	Communication	0 0 0 0 0 0 0 0 _B
Ī	00002Вн	UTCR1	UART Prescaler Control Register 1	R/W	Prescaler (UART1)	0 0 0 0 - 0 0 0в
Ī	00002Сн	SMR2	Serial Mode Register 2	R/W		0 0 1 0 0 0 0 0в
Ī	00002Dн	SCR2	Serial Control Register 2	R/W]	00000100в
1	00002Ен	SIDR2	Serial Input Data Register 2	R	UART2	XXXXXXXX
	00002EH	SODR2	Serial Output Data Register 2	W		VVVVVVB
Î	00002Fн	SSR2	Serial Status Register 2	R/W		00001000в
1	000030н	UTRLR2	UART Prescaler Reload Register 2	R/W	Communication	0 0 0 0 0 0 0 0в
Ì	000031н	UTCR2	UART Prescaler Control Register 2	R/W	Prescaler (UART2)	0 0 0 0 - 0 0 0в
Î	000032н	SMR3	Serial Mode Register 3	R/W		0 0 1 0 0 0 0 0в
Î	000033н	SCR3	Serial Control Register 3	R/W		00000100в
Î	000034н	SIDR3	Serial Input Data Register 3	R	UART3	XXXXXXXXB
	000034н	SODR3	Serial Output Data Register 3	W		XXXXXXXX
Î	000035н	SSR3	Serial Status Register 3	R/W		0 0 0 0 1 0 0 0в
Î	000036н	UTRLR3	UART Prescaler Reload Register 3	R/W	Communication	0 0 0 0 0 0 0 0в
Ī	000037н	UTCR3	UART Prescaler Control Register 3	R/W	Prescaler (UART3)	0 0 0 0 - 0 0 0 _B
D.	000038н to 00003Вн					
w.Da	00003Сн	ENIR	DTP/Interrupt Enable Register	R/W		0 0 0 0 0 0 0 0
Ì	00003Dн	EIRR	DTP/Interrupt Source Register	R/W	DTP/External	0 0 0 0 0 0 0 0 _B
İ	00003Ен	ELVR	Request Level Setting Register Lower	R/W	Interrupt	0 0 0 0 0 0 0 0 0в
	00003Fн	ELVH	Request Level Setting Register Upper	R/W		0 0 0 0 0 0 0 0
Î	000040н	ADCS0	A/D Control Status Register Lower	R/W		0 0 Ов
Î	000041н	ADCS1	A/D Control Status Register Upper	R/W	8/10-bit	0 0 0 0 0 0 0 0 0в
Ì	000042н	ADCR0	A/D Data Register Lower	R/W	A/D Converter	XXXXXXXX
İ	000043н	ADCR1	A/D Data Register Upper	R/W		0 0 1 0 1 XXXB
Ì	000044н		Prohibite	d		
Î	000045н	ADMR	A/D Conversion Channel Selection Register	R/W	8/10-bit A/D Converter	0 0 0 0 0 0 0 0 0 0
	000046н	PPGC0	PPG0 Operation Mode Control Register	R/W	PPG ch.0	0Х0 0 0ХХ1в
	000047н	PPGC1	PPG1 Operation Mode Control Register	R/W	PPG ch.1	0Х0 0 0 0 0 1в
	000048н	PPGC2	PPG2 Operation Mode Control Register	R/W	PPG ch.2	0Х0 0 0ХХ1в

	Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
•	000049н	PPGC3	PPG3 Operation Mode Control Register	R/W	PPG ch.3	0Х0 0 0 0 0 1в
•	00004Ан	PPGC4	PPG4 Operation Mode Control Register	R/W	PPG ch.4	0Х0 0 0ХХ1в
•	00004Вн	PPGC5	PPG5 Operation Mode Control Register	R/W	PPG ch.5	0Х0 0 0 0 0 1в
	00004Сн	PPG01	PPG0 and PPG1 Output Control Register	R/W	PPG ch.0/ch.1	0 0 0 0 0 0XXB
•	00004Dн		Prohibited		1	
	00004Ен	PPG23	PPG2 and PPG3 Output Control Register	R/W	PPG ch.2/ch.3	0 0 0 0 0 0 ХХв
ŀ	00004Fн		Prohibited		I	
ļ	000050н	PPG45	PPG4 and PPG5 Output Control Register	R/W	PPG ch.4/ch.5	0 0 0 0 0 0 ХХв
	000051н		Prohibited		1	
	000052н	ICS01	Input Capture Control Status Register 01	R/W	Input Capture ch.0/ch.1	0 0 0 0 0 0 0 0в
	000053н	ICS23	Input Capture Control Status Register 23	R/W	Input Capture ch.2/ch.3	0 0 0 0 0 0 0 0в
	000054н	OCS0	Output Compare Control Register ch.0 Lower	R/W	Output Compare	0 0 0 0 0 Ов
	000055н	OCS1	Output Compare Control Register ch.1 Upper	R/W	ch.0/ch.1	ОООООВ
	000056н	OCS2	Output Compare Control Register ch.2 Lower	R/W	Output Compare	0 0 0 0 0 Ов
	000057н	OCS3	Output Compare Control Register ch.3 Upper	R/W	ch.2/ch.3	ОООООВ
v.Da	000058н	m SMCS	Serial Mode Control Status Register	R/W	Estanded Cariel	XXXX0 0 0 0 _B
/.∪a	000059н	JIII SIVICS	Serial Mode Control Status Register	1 1/ V V	Extended Serial I/O	0000010в
	00005Ан	SDR	Serial Data Register	R/W	., 0	XXXXXXXX
	00005Вн	SDCR	Communication Prescaler Control Register	R/W	Communication Prescaler	0ХХХО О О Ов
	00005Сн	PWCSR	PWC Control Status Register	R/W		0 0 0 0 0 0 0 0 _B
ŀ	00005Dн	PWCSh	PWC Control Status Register	□/ VV	40 64	0 0 0 0 0 0 0 X _B
	00005Ен	PWCR	PWC Data Buffer Register	R/W	16-bit PWC Timer	0 0 0 0 0 0 0 0 _B
	00005Fн	FVVCh	PWC Data buller negister	□/ V V	1 WO TIME	0 0 0 0 0 0 0 0 _B
	000060н	DIVR	PWC Dividing Ratio Control Register	R/W		0 0 B
•	000061н		Prohibited			
	000062н	TMCSR0	Timer Control Status Register 0	R/W		0 0 0 0 0 0 0 0 _B
	000063н	TIVIOSTO	Timer Control Status Negister 0	11/77	40.1.11	XXXX 0 0 0 0 _B
	000064н	TMR0	16-bit Timer Register 0 Lower	R	16-bit Reload Timer	XXXXXXXXB
	000004H	TMRLR0	16-bit Reload Register 0 Lower	W	ch.0	XXXXXXXXB
Ī	000065н	TMR0	16-bit Timer Register 0 Upper	R		XXXXXXX
	JUUUUJH	TMRLR0	16-bit Reload Register 0 Upper	W		XXXXXXXX

	Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
T	000066н	TM00D4	Time on Occation Obstacle Desciptor 4	DAM		0 0 0 0 0 0 0 0 _B
	000067н	TMCSR1	Timer Control Status Register 1 R/W		Register 1	XXXX 0 0 0 0 _B
	000068н	TMR1	16-bit Timer Register 1 Lower	R	16-bit Reload	XXXXXXXXB
	ООООООН	TMRLR1	16-bit Reload Register 1 Lower	W	Timer ch.1	XXXXXXXXB
	000000	TMR1	16-bit Timer Register 1 Upper	R		XXXXXXXXB
	000069н	TMRLR1	16-bit Reload Register 1 Upper	W		XXXXXXXXB
İ	00006Ан	TMCCDO	Times Control Status Basistas O	DAA		0 0 0 0 0 0 0 0 _B
ľ	00006Вн	TMCSR2	Timer Control Status Register 2	H/VV		XXXX 0 0 0 0 _B
	00006Сн	TMR2	16-bit Timer Register 2 Lower	R	16-bit Reload	XXXXXXXXB
	ОООООСН	TMRLR2	16-bit Reload Register 2 Lower	W	Timer ch.2	XXXXXXXXB
	00006Dн	TMR2	16-bit Timer Register 2 Upper	R		XXXXXXXX
	ИООООБН	TMRLR2	16-bit Reload Register 2 Upper	W		XXXXXXXXB
Ī	00006Ен		Prohibited	d		
Ī	00006Fн	ROMM	ROM Mirror Function Selection Register	W	Function	1 1в
T	000070н	IBSR0	I ² C Bus Status Register 0	R		0 0 0 0 0 0 0 0 _B
r	000071н	IBCR0	I ² C Bus Control Register 0	R/W		0 0 0 0 0 0 0 0 _B
F	000072н	ICCR0	I ² C Bus Clock Control Register 0	R/W		XX 0 XXXXXB
	000073н	IADR0	I ² C Bus Address Register 0	R/W	C11.0	XXXXXXXXB
	000074н	IDAR0	I ² C Bus Data Register 0	R/W		XXXXXXXXB
ſ	000075н		Prohibited	d		
oat	000076н	IBSR1	I ² C Bus Status Register 1	R		0 0 0 0 0 0 0 0 _B
	000077н	IBCR1	I ² C Bus Control Register 1	R/W	120 D - 1-1 (0 0 0 0 0 0 0 0 _B
	000078н	ICCR1	I ² C Bus Clock Control Register 1	R/W		XX 0 XXXXX _B
	000079н	IADR1	I ² C Bus Address Register 1	R/W	011.1	XXXXXXXX
	00007Ан	IDAR1	I ² C Bus Data Register 1	R/W		XXXXXXXX
Ī	00007Вн		Prohibited	d		
Ī	00007Сн	IBSR2	I ² C Bus Status Register 2	R		0 0 0 0 0 0 0 0в
	00007Dн	IBCR2	I ² C Bus Control Register 2	R/W	120 December of a second	0 0 0 0 0 0 0 0в
	00007Ен	ICCR2	I ² C Bus Clock Control Register 2	R/W		XX 0 XXXXX _B
	00007Fн	IADR2	I ² C Bus Address Register 2	R/W]	XXXXXXXXB
ſ	000080н	IDAR2	I ² C Bus Data Register 2	R/W		XXXXXXXXB
	000081н to 000085н		Prohibited	d		

O00087H	Register	Read/ Write	Resource name	Initial Value	
000086н	TODT	Timer Data Register Lower	R/W		0 0 0 0 0 0 0 0в
000087н	ICDI	Timer Data Register Upper	R/W		00000000
000088н	T000	Timer Control Status Register Lower	R/W	16-bit Free-Run	00000000
000089н	1005	Timer Control Status Register Upper	Ister Lower R/W Ister Upper Ister Upper R/W Ister Upper Ister Upper R/W Ister Upper Ister Uppe	0 0 0 0 0 0в	
00008Ан	CDCL D	Compare Clear Register Lower	R/W		XXXXXXXX
00008Вн	OPOLN	Compare Clear Register Upper	R/W		XXXXXXXXB
to		Prohibited	I		
00009Вн	DCSR	DMA Descriptor Channel Specification Register	R/W	DMAG	0 0 0 0 0 0 0 0
00009Сн	DSRL	DMA Status Register Lower	R/W	μЫМАС	00000000
00009Dн	DSRH	DMA Status Register Upper	R/W		00000000
00009Ен	PACSR	Program Address Detection Control Status Register	R/W		0 0 0 0 0 0 0 0
00009Fн	DIRR	Delay Interruption Factor Generation/ Release Register	R/W	Delay Interrupt	Ов
0000А0н	LPMCR	Low Power Consumption Mode Control Register	R/W	Consumption	0 0 0 1 1 0 0 0 _B
0000А1н	CKSCR	Clock Selection Register	R/W	Clock	11111100
0000А2н		Drahihitaa	I		
0000АЗн		Fioribitec	_		
	DSSR	DMA Stop Status Register	R/W	μDMAC	0000000
	ARSR	Automatic Ready Function Selection Register	W		0 0 1 1 0 Ов
0000А6н	HACR	External Address Output Control Register	W	External Pin	********
0000А7н	EPCR	Bus Control Signal Selection Register	W		1000 * 10 -в
0000А8н	WDTC	Watchdog Timer Control Register	R/W	Watchdog Timer	X - XXX 1 1 1в
0000А9н	TBTC	Time-base Timer Control Register	R/W	Time-base Timer	1 0 0 1 0 Ов
0000ААн	WTC	Watch Timer Control Register	R/W	Watch Timer	10001000
0000АВн		Prohibited			
0000АСн	DERL	DMA Enable Register Lower	R/W	uDMAC	0 0 0 0 0 0 0
0000АДн	DERH	DMA Enable Register Upper	R/W	μΕΙΝΙΛΟ	0000000
0000АЕн	FMCS	Flash Memory Control Status Register	R/W		0 0 0 X 0 0 0 0 _E
0000АГн		Prohibited			

Ţ	Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
	0000В0н	ICR00	Interrupt Control Register 00	R/W		00000111в
	0000В1н	ICR01	Interrupt Control Register 01	R/W		00000111в
	0000В2н	ICR02	Interrupt Control Register 02	R/W		00000111в
	0000ВЗн	ICR03	Interrupt Control Register 03	R/W		00000111в
	0000В4н	ICR04	Interrupt Control Register 04	R/W		00000111в
	0000В5н	ICR05	Interrupt Control Register 05	R/W		00000111в
	0000В6н	ICR06	Interrupt Control Register 06	R/W		00000111в
	0000В7н	ICR07	Interrupt Control Register 07	R/W	Interrupt	00000111в
	0000В8н	ICR08	Interrupt Control Register 08	R/W	Controller	00000111в
	0000В9н	ICR09	Interrupt Control Register 09	R/W		00000111в
	0000ВАн	ICR10	Interrupt Control Register 10	R/W		00000111в
	0000ВВн	ICR11	Interrupt Control Register 11	R/W		00000111в
	0000ВСн	ICR12	Interrupt Control Register 12	R/W		00000111в
	0000ВДн	ICR13	Interrupt Control Register 13	R/W		00000111в
	0000ВЕн	ICR14	Interrupt Control Register 14	R/W		00000111в
	0000ВFн	ICR15	Interrupt Control Register 15	R/W		00000111в
	0000С0н	HCNT0	Host Control Register 0	R/W		0 0 0 0 0 0 0 0в
	0000С1н	HCNT1	Host Control Register 1	R/W		0000001в
	0000С2н	HIRQ	Host Interruption Register	R/W		0 0 0 0 0 0 0 0 0
	0000СЗн	HERR	Host Error Status Register	R/W		00000011в
	0000С4н	HSTATE	Host State Status Register	R/W		XX 0 1 0 0 1 0 _B
ww.Da	0000С5н taSheet4U.co	HFCOMP	SOF Interrupt FRAME Compare Register	R/W		0 0 0 0 0 0 0 0в
	0000С6н			R/W	LIOD Mini LIOOT	0 0 0 0 0 0 0 0 _B
	0000С7н	HRTIMER	Retry Timer Setting Register	R/W	USB Mini-HOST	0 0 0 0 0 0 0 0в
	0000С8н			R/W		XXXXXX 0 0 _B
	0000С9н	HADR	Host Address Register	R/W		X 0 0 0 0 0 0 0 _B
	0000САн	HEOF	EOF Setting Register	R/W		0 0 0 0 0 0 0 0в
	0000СВн	HEOF	EOF Setting negister	R/W		XX 0 0 0 0 0 0 _B
	0000ССн	HFRAME	FRAME Setting Register	R/W		0 0 0 0 0 0 0 0 _B
	0000СDн	I II TANIE	THAINE Setting Hegister	R/W		XXXXX 0 0 0 _B
	0000СЕн	HTOKEN	Host Token End Point Register	R/W		0 0 0 0 0 0 0 0в
	0000СFн		Prohibited	k		
	0000D0н	UDCC	UDC Control Register	R/W	USB Function	1 0 1 0 0 0 0 0 _B
	0000D1н	0000	ODO CONTROL LEGISTEI	R/W	OOD I UIICIIOII	0 0 0 0 0 0 0 0 _B

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
0000D2н	EP0C	EDO Control Bogistor	R/W		0 1 0 0 0 0 0 0в
0000Д3н	EPUC	EP0 Control Register	R/W		XXXX 0 0 0 0 _B
0000D4н	ED4C	ED1 Control Decistor	R/W		0 0 0 0 0 0 0 0 _B
0000Д5н	EP1C	EP1 Control Register	R/W		0 1 1 0 0 0 0 1в
0000D6н	EP2C	EP2 Control Pogistor	R/W		0 1 0 0 0 0 0 0в
0000D7н	EP2U	EP2 Control Register	R/W		0 1 1 0 0 0 0 0в
0000D8н	EP3C	ED2 Control Bogistor	R/W		0 1 0 0 0 0 0 0в
0000D9н	EPSC	EP3 Control Register	R/W		0 1 1 0 0 0 0 0в
0000Дн	ED4C	ED4 Control Degister	R/W		0 1 0 0 0 0 0 0в
0000DВн	EP4C	EP4 Control Register	R/W		0 1 1 0 0 0 0 0в
0000DСн	EDEO	EDE Control Degister	R/W		0 1 0 0 0 0 0 0в
0000DDн	EP5C	EP5 Control Register	R/W		0 1 1 0 0 0 0 0в
0000ДЕн	TMOD	Time Oleme Beriefe	R		0 0 0 0 0 0 0 0 _B
0000DFн	TMSP	Time Stamp Register	R		XXXXX0 0 0 _B
0000Е0н	UDCS	UDC Status Register	R/W		ХХО О О О О ОВ
0000Е1н	UDCIE	UDC Interrupt Enable Register	R/W, R		0 0 0 0 0 0 0 0в
0000Е2н	EDOLO	EDOLOGIA - Basista	R/W		XXXXXXXX
0000ЕЗн	EP0IS	EP0I Status Register	R/W		1 0 XXX 1 XXB
0000Е4н	50000	ED00 01 1 D 11	R/W, R		0 XXXXXXXB
0000Е5н	EP0OS	EP0O Status Register	R/W	USB Function	1 0 0 XX 0 0 0 _B
0000Е6н	ED40	ED4 Obj Davids	R		XXXXXXXX
0000Е7н	EP1S	EP1 Status Register	R/W, R		100000XB
at 0000E8 н≎	om EDOO	EDO OLAL A DAVIALA	R		XXXXXXXX
0000Е9н	EP2S	EP2 Status Register	R/W, R		1 0 0 0 0 0 0 0 _B
0000ЕАн	ED00	EDO OLAL A DAVIALA	R		XXXXXXXX
0000ЕВн	- EP3S	EP3 Status Register	R/W, R		1 0 0 0 0 0 0 0 _B
0000ЕСн	ED40	ED4 Otatus Davistan	R		XXXXXXXXB
0000ЕДн	- EP4S	EP4 Status Register	R/W, R		1 0 0 0 0 0 0 0 _B
0000ЕЕн	EDEO	EDE Otatus Davietes	R		XXXXXXXX
0000ЕГн	- EP5S	EP5 Status Register	R/W, R		1 0 0 0 0 0 0 0 _B
0000F0н	FDODT	EDO Data Davista	R/W		XXXXXXXX
0000F1н	EP0DT	EP0 Data Register	R/W		XXXXXXXX
0000F2н	ED4DT	ED4.D D	R/W		XXXXXXXX
0000F3н	EP1DT	EP1 Data Register	R/W		XXXXXXXXB
0000F4н	EDODE	EDO Data Basist	R/W	1	XXXXXXXXB
0000F5н	EP2DT	EP2 Data Register	R/W	1	XXXXXXXXB
0000F6н	EDODT	EDO Data Davida	R/W	1	XXXXXXXXB
0000F7н	EP3DT	EP3 Data Register	R/W	1	XXXXXXXXB

Address Register abbreviation		Register	Read/ Write	Resource name	Initial Value
DOUDER DOUDER	CD4 Data Dagistar	R/W		XXXXXXX	
0000F9н	EP4D1	EP4 Data Register	R/W	LICD Franction	XXXXXXX
0000FАн	EDEDT	P4DT EP4 Data Register P5DT EP5 Data Register Prohibited RAM Area Program Address Detection Register ch.0 Lower Program Address Detection Register ch.0 Middle Program Address Detection Register ch.0 Upper Program Address Detection Register ch.1 Lower Program Address Detection Register ch.1 Hiddle Program Address Detection Register ch.1 Middle Program Address Detection Register ch.1 Upper Unused Area RLL0 PPG Reload Register Lower ch.0 RLH0 PPG Reload Register Upper ch.0 RLH1 PPG Reload Register Upper ch.1 RLL1 PPG Reload Register Upper ch.1 RLL2 PPG Reload Register Upper ch.1 RLL2 PPG Reload Register Upper ch.2 RLH2 PPG Reload Register Upper ch.2 RLH3 PPG Reload Register Upper ch.3 RLH4 PPG Reload Register Upper ch.4 RLH4 PPG Reload Register Upper ch.4 RLH4 PPG Reload Register Lower ch.5 RLH5 PPG Reload Register Upper ch.5	R/W	USB Function	XXXXXXX
0000FBн	EP5D1	EP5 Data Register	R/W		XXXXXXX
to		Prohibited	d		
to		RAM Area	a		
001FF0н			R/W		XXXXXXX
001FF1н	PADR0		R/W		XXXXXXX
001FF2н			R/W	Address Match	XXXXXXX
001FF3н	01FF3н 01FF4н PADR1	ch.1 Lower		Detection	XXXXXXX
001FF4н	PADR1	1 0	R/W		XXXXXXX
001FF5н			R/W		XXXXXXX
to		Unused Are	ea		
t007900h	m PRLL0	PPG Reload Register Lower ch.0	R/W	DDC ab 0	XXXXXXX
007901н	PRLH0	PPG Reload Register Upper ch.0	R/W	PPG CII.U	XXXXXXX
007902н	PRLL1	PPG Reload Register Lower ch.1	R/W	DDC ob 1	XXXXXXX
007903н	PRLH1	PPG Reload Register Upper ch.1	R/W	PPG CII. I	XXXXXXX
007904н	PRLL2	PPG Reload Register Lower ch.2	R/W	DDC ob 0	XXXXXXX
007905н	PRLH2	PPG Reload Register Upper ch.2	register Upper ch.0 R/W register Lower ch.1 R/W register Upper ch.1 R/W register Lower ch.2 R/W register Upper ch.2 R/W register Upper ch.2 R/W register Lower ch.3 R/W	XXXXXXX	
007906н	PRLL1 PPG Reload Register Lower ch.1 R/W PRLH1 PPG Reload Register Upper ch.1 R/W PRLL2 PPG Reload Register Lower ch.2 R/W PRLH2 PPG Reload Register Upper ch.2 R/W PRLH3 PPG Reload Register Lower ch.3 R/W PRLL3 PPG Reload Register Lower ch.3 R/W	XXXXXXX			
007907н	PRLH3	PPG Reload Register Upper ch.3	R/W	PPG ch.3	XXXXXXX
007908н	PRLL4	PPG Reload Register Lower ch.4	R/W	DDC ob 4	XXXXXXX
007909н	PRLH4	PPG Reload Register Upper ch.4	R/W	PPG ch.4	XXXXXXX
00790Ан	PRLL5	PPG Reload Register Lower ch.5	R/W	DDC ob 5	XXXXXXX
00790Вн	PRLH5	PPG Reload Register Upper ch.5	R/W	PPG ch.5	XXXXXXX
00790Сн to 00790Fн		Prohibited	d		

(Continued)

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
007910н	IDCDO	IPCP0 Input Capture Data Register Lower ch.0 R Input Capture Data Register Upper ch.0 R Input Capture Data Register Upper ch.1 R Input Capture Data Register Upper ch.1 R Input Capture Data Register Upper ch.1 R Input Capture Data Register Lower ch.2 R Input Capture Data Register Upper ch.2 R Input Capture Data Register Upper ch.2 R Input Capture Data Register Upper ch.3 R Input Capture Data Register Upper ch.3 R Input Capture Data Register Upper ch.3 R Input Capture Data Register Upper ch.3 R OCCP0 Output Compare Register Upper ch.0 R/W Output Compare Register Upper ch.0 R/W Output Compare Register Upper ch.1 R/W Output Compare Register Upper ch.1 R/W Output Compare Register Upper ch.1 R/W Output Compare Register Upper ch.2 R/W Output Compare Register Upper ch.2 R/W Output Compare Register Upper ch.3 R/W Output Compare Register Upper ch.4 R/W Output Compare Register Upper ch.5 R/W Output Compare Register Upper ch.6 R/W Output Compare Register Upper ch.6 R/W Output Compare Register Upper ch.6 R/W Output Compare Register Upper ch.6 R/W Output Compare Register Upper ch.6 R/W Output Compare Register Upper ch.6 R/W Output Compare Register Upper ch.6 R/W Output Compare Register Upper ch.6 R/W Output Compare Register Upper ch.6 R/W Output Compare Register Upper ch.6 R/W Output Compare Regist		XXXXXXXX	
007911н	- IPCPU	Input Capture Data Register Upper ch.0	R	Input Capture	XXXXXXXX
007912н	IDCD1	Input Capture Data Register Lower ch.1	R	ch.0/ch.1	XXXXXXXX
007913н	IPOPT	Input Capture Data Register Upper ch.1	R		XXXXXXXXB
007914н	IDCD2	Input Capture Data Register Lower ch.2	R		XXXXXXXXB
007915н	IFOFZ	Input Capture Data Register Upper ch.2	R		XXXXXXXX
007916н	IDCD2	Input Capture Data Register Lower ch.3	R	ch.2/ch.3	XXXXXXXXB
007917н	IPCP3	Input Capture Data Register Upper ch.3	A Register Lower ch.0 R A Register Lower ch.0 R A Register Lower ch.1 R A Register Upper ch.1 R A Register Upper ch.1 R A Register Upper ch.2 R A Register Upper ch.3 R A Register Upper ch.3 R A Register Upper ch.0 R/W A Register Upper ch.0 R/W A Register Upper ch.1 R/W A Register Upper ch.1 R/W A Register Upper ch.2 R/W A Register Upper ch.2 R/W A Register Upper ch.2 R/W A Register Upper ch.2 R/W A Register Upper ch.3 R/W A Register Upper ch.3 R/W A Register Upper ch.3 R/W A Register Upper ch.3 R/W A Register Upper ch.3 R/W A Register Upper ch.3 R/W A Register Upper ch.3 R/W A Register Upper ch.3 R/W A Register Upper ch.3 R/W A Responder Upper R-bit R/W A Ses Pointer Upper 8-bit R/W A Address Pointer A R/W A Address Pointer A R/W A R/	XXXXXXXX	
007918н	OCCDO	Output Compare Register Lower ch.0	R/W		XXXXXXXXB
007919н	- OCCPU	Output Compare Register Upper ch.0	R/W	Output Compare	XXXXXXXX
00791Ан	OCCD1	Output Compare Register Lower ch.1	R/W	ch.0/ch.1	XXXXXXXX
00791Вн	JUCCPI	Output Compare Register Upper ch.1	R/W		XXXXXXXX
00791Сн	OCCDO	Output Compare Register Lower ch.2	R/W		XXXXXXXX
00791Dн	- UCCP2	Output Compare Register Upper ch.2	R/W	Output Compare	XXXXXXXX
00791Ен	OCCD2	Output Compare Register Lower ch.3	R/W	ch.2/ch.3	XXXXXXXXB
00791Fн	00063	Output Compare Register Upper ch.3	R/W		XXXXXXXX
007920н	DBAPL	DMA Buffer Address Pointer Lower 8-bit	R/W		XXXXXXXXB
007921н	DBAPM	DMA Buffer Address Pointer Middle 8-bit	R/W		XXXXXXXXB
007922н	DBAPH	DMA Buffer Address Pointer Upper 8-bit	R/W		XXXXXXXX
007923н	DMACS	DMA Control Register	R/W		XXXXXXXXB
007924н	DIOAL		R/W	μDMAC	XXXXXXXX
007925 н ataSheet4U.c	DIOAH	DMA I/O Register Address Pointer Upper 8-bit	R/W		XXXXXXXX
007926н	DDCTL	DMA Data Counter Lower 8-bit	R/W		XXXXXXXX
007927н	DDCTH	DMA Data Counter Upper 8-bit	R/W	1	XXXXXXXX
007928н to 007FFFн		Prohibited		,	

• Explanation on read/write R/W: Readable / Writable

R: Read only W: Write only

• Explanation on initial values

1 : Initial value is "0".1 : Initial value is "1".

X : Initial value is undefined.

: Initial value is undefined (None) .* : Initial value of this bit is "1" or "0".

Note: No I/O instruction can be used for registers located between 007900H and 007FFFH.

■ INTERRUPT SOURCES, INTERRUPT VECTORS, AND INTERRUPT CONTROL REGISTERS

Interrupt source	El ² OS support	μ DMAC	Int	errup				Priority
	Support		Num	ber*1	Address ICR Address ICR FFFFDCH — — — — — — — — — — — — — — — — — —			
Reset	×	×	#08	08н	FFFFDC _H	_	_	High
INT 9 instruction	×	×	#09	09н	FFFFD8 _H	_	_	A
Exceptional treatment	×	×	#10	0Ан	FFFFD4 _H	_	_	
USB Function1	×	0, 1	#11	0Вн	FFFFD0 _H	ICBOO	0000B0u	
USB Function2	×	2 to 6*2	#12	0Сн	FFFFCCH	101100	ООООВОН	
USB Function3	×	×	#13	0Дн	FFFFC8 _H	ICR01	0000B1	
USB Function4	×	×	#14	0Ен	FFFFC4 _H	101101	0000D1H	
USB Mini-HOST1	×	×	#15	0Fн	FFFFC0 _H	ICB02	0000B2	
USB Mini-HOST2	×	×	#16	10н	FFFFBCH	101102	0000DZH	
I ² C ch.0	×	×	#17	11н	FFFFB8 _H	ICBus	0000B3	
DTP/External interrupt ch.0/ch.1	0	×	#18	12н	FFFFB4 _H	101103	ООООВОН	
I ² C ch.1	×	×	#19	13н	FFFFB0 _H	ICB04	0000B4	
DTP/External interrupt ch.2/ch.3	0	×	#20	14н	FFFFAC⊦	101104	0000В4н	
I ² C ch.2	×	×	#21	15н	FFFFA8 _H	ICB05	0000R5	
DTP/External interrupt ch.4/ch.5	0	×	#22	16н	FFFFA4 _H	101103	ООООВЗН	
PWC/Reload timer ch.0	\triangle	14	#23	17 _H	FFFFA0 _H	ICB06	0000B6	
DTP/External interrupt ch.6/ch.7	Δ	×	#24	18н	FFFF9C _H	101100	ООООВОН	
Input capture ch.0/ch.1	Δ	7	#25	19н	FFFF98 _H	ICB07	0000B7u	
Reload timer ch.1	Δ	×	#26	1A ⊦	FFFF94 _H	101107	0000D7H	
Input capture ch.2/ch.3	Δ	8	#27	1Вн	FFFF90 _H	ICB08	0000B8u	
Reload timer ch.2	\triangle	×	#28	1Сн	FFFF8C _H	101100	ООООВОН	
Output compare ch.0/ch.1	0	×	#29	1Dн	FFFF88 _H	ICB00	0000BQu	
PPG ch.0/ch.1	×	×	#30	1Ен	FFFF84 _H	101103	ООООВЭН	
Output compare ch.2/ch.3	0	×	#31	1F _H	FFFF80 _H	ICB10	000084	
PPG ch.2/ch.3	×	×	#32	20н	FFFF7C _H	101110	UUUUDAH	
UART (Send completed) ch.2/ch.3	0	11	#33	21н	FFFF78 _H	ICB11	0000RRu	
PPG ch.4/ch.5	×	×	#34	22н	FFFF74 _H	ICITI	ООООВВН	
UART (Reception completed) ch.2/ch.3	0	10	#35	23н	FFFF70 _H	ICB12	000080	
A/D converter/Free-run timer	Δ	15	#36	24н	FFFF6C _H	101112	ООООВОН	
UART (Send completed) ch.0/ch.1	0	13	#37	25н	FFFF68 _H	ICB12	0000RD	
Extended serial I/O	×	9	#38	26н	FFFF64 _H	101113	JUUUDDH	
UART (Reception completed) ch.0/ch.1	0	12	#39	27н	FFFF60 _H	ICP1/	0000RE::	
Time-base timer/Watch timer	×	×	#40	28н	FFFF5C _H	10014	UUUUDEH	▼
Flash memory status	×	×	#41	29н	FFFF58 _H	ICB15	OOORE	
Delay interrupt output module	×	×	#42	2Ан	FFFF54 _H	101113	ООООВГН	Low

(Continued)

DS07-13734-6E **FUITSU** 31

(Continued)

- Available, El²OS stop function provided (The interrupt request flag is cleared by the interrupt clear signal.
 With a stop request).
- O: Available (The interrupt request flag is cleared by the interrupt clear signal.)
- △ : Available when any interrupt source sharing ICR is not used.
- × : Unavailable
- *1: If the same level interrupt is output simultaneously, the lower interrupt factor of interrupt vector number has priority.
- *2 : ch.2 and 3 can also be used during Mini-HOST operation.
- Notes: If the same interrupt control register (ICR) has two interrupt factors and the use of the El²OS is permitted, the El²OS is activated when either of the factors is detected. As any interrupt other than the activation factor is masked while the El²OS is running, it is recommended that you should mask either of the interrupt requests when using the El²OS.
 - The interrupt flag is cleared by the El²OS interrupt clear signal for the resource that has two interrupt factors in the same interrupt control register (ICR).
 - If a resource has two interrupt sources for the same interrupt number, both of the interrupt request flags are cleared by the µDMAC interrupt clear signal. Therefore, when you use either of two interrupt factors for the DMAC function, another interrupt function is disabled. Set the interrupt request permission bit to "0" in the appropriate resource, and take measures by software polling.

• Content of USB interruption factor

	USB interrupt factor	Details
	USB function 1	End Point0-IN End Point0-OUT
	USB function 2	End Point1-5 *
	USB function 3	SUSP SOF BRST WKUP CONF
	USB function 4	SPK
www.Da	taSheet4U.com USB Mini-HOST1	DIRQ CNNIRQ URIRQ RWKIRQ
	USB Mini-HOST2	SOFIRQ CMPIRQ

^{*:} Endpoints 1 and 2 can also be used during Mini-HOST operation.

■ PERIPHERAL RESOURCES

1. I/O port

The I/O ports are used as general-purpose input/output ports (parallel I/O ports). MB90330A series model is provided with 12 ports (94 inputs) . The ports function as input/output pins for peripheral functions also.

The port data register (PDR) can be used to send output data to the I/O pin and to receive the signal input to the I/O port. The port direction register (DDR) can be used to set the I/O direction of the I/O pin in bit units.

The following table lists the I/O ports and the peripheral functions with which they share pins.

	Port Pin Name	Pin Name (Peripheral)	Peripheral Function that Shares Pin
Port 0	P00 to P07	_	(External bus)
Port 1	P10 to P17	_	(External bus)
Dowt 0	P20 to P23	_	(External bus)
Port 2	P24 to P27	PPG0 to PPG3	8/16-bit PPG timer 0, 1 (External bus)
Port 3	P30 to P33	TIN1, TOT1, TIN2, TOT2	16-bit Reload timer 1, 2 (External bus)
Ports	P34 to P37	_	(External bus)
	P40, P41	TINO, TOTO	16-bit Reload timer 0 (External bus)
Port 4	P42 to P47	SIN0, SOT0, SCK0, SIN1, SOT1, SCK1	UART0, UART1 (External bus)
Port 5	P50 to P57		(External bus)
	P60, P61	INTO, INT1	External interrupt
Port 6	P62 to P64	INT2 to INT4, SIN, SOT, SCK	External interrupt, Serial I/O
	P65	INT5, PWC	External interrupt, PWC
	P66, P67	INT6, INT7, SCL0, SDA0	External interrupt, I2C 0
Port 7 w.DataSheet4U.com	P70 to P77	AN0 to AN7	8/10-bit A/D converter
Port 8	P80 to P87	AN8 to AN15	8/10-bit A/D converter
Port 9	P90 to P95	SIN2, SOT2, SCK2, SIN3, SOT3, SCK3	UART2, 3
	P96	ADTG, FRCK	8/10-bit A/D converter, Free-run timer
Dow A	PA0 to PA3	IN0 to IN3	Input capture 0, 1, 2, 3
Port A	PA4 to PA7	OUT0 to OUT3	Output compare 0, 1, 2, 3
	PB0 to PB3	SCL1, SDA1, SCL2, SDA2	I ² C 1, 2
Port B	PB4	_	_
	PB5, PB6	PPG4, PPG5	PPG timer 2

Note: These pins also serve as the analog input pins for ports 7 and 8. To use them as general-purpose ports, be sure to set the corresponding bits in the analog input enable register (ADER) to 0_B . The ADER is initialized to FF_H at a reset.

 Register list 	(port data	register)
-----------------------------------	------------	-----------

PDR0 bit	7	6	5	4	3	2	1	0	Initial Value	Access
Address: 000000H	P07	P06	P05	P04	P03	P02	P01	P00	XXXXXXX	R/W*
PDR1 bit	15	14	13	12	11	10	9	8		
Address : 000001н	P17	P16	P15	P14	P13	P12	P11	P10	XXXXXXXX	R/W*
PDR2 bit	7	6	5	4	3	2	1	0		
Address : 000002H	P27	P26	P25	P24	P23	P22	P21	P20	XXXXXXXXB	R/W*
PDR3 bit	15	14	13	12	11	10	9	8		
Address : 000003 _H	P37	P36	P35	P34	P33	P32	P31	P30	XXXXXXXXB	R/W*
PDR4 bit	7	6	5	4	3	2	1	0		
Address : 000004н	P47	P46	P45	P44	P43	P42	P41	P40	XXXXXXXXB	R/W*
PDR5 bit	15	14	13	12	11	10	9			
Address : 000005 _H	P57	P56	P55	P54	P53	P52	P51	8 P50	XXXXXXXXB	R/W*
PDR6 bit	7			4	0	0	_			
Address : 000006 _H	P67	6 P66	5 P65	4 P64	3 P63	2 P62	1 P61	0 P60	XXXXXXXX	R/W*
PDR7 bit	15	1.4	10	10	11	10	0			
Address : 000007 _H	P77	14 P76	13 P75	12 P74	P73	10 P72	9 P71	8 P70	XXXXXXXX	R/W*
PDR8 bit	_		_							
Address : 000008 _H	7 P87	6 P86	5 P85	4 P84	3 P83	2 P82	1 P81	0 P80	XXXXXXXX	R/W*
PDR9 bit						-		. 00		
ata Address in 000009H	15 	14 P96	13 P95	12 P94	11 P93	10 P92	9 P91	8 P90	- XXXXXXXB	R/W*
PDRA bit		F 90	1 33	F 34	rao	F 32	ГЭІ	F 90		
Address : 00000AH	7 PA7	6 PA6	5 PA5	4 PA4	3	PA2	1 PA1	0 PA0	XXXXXXXXB	R/W*
	PA/	PAb	PAS	PA4	PA3	PA2	PAI	PAU		, * *
PDRB bit Address: 00000CH	7	6	5	4	3	2	1	0	- XXXXXXXB	₽/\ <i>\\</i> *
Add1635 . 00000CH	_	PB6	PB5	PB4	PB3	PB2	PB1	PB0	- VVVVVV B	□/ V V

*: R/W access to I/O ports is a bit different in behavior from R/W access to memory as follows:

• Input mode

Read: The level at the relevant pin is read. Write: Data is written to the output latch.

• Output mode

Read: The data register latch value is read. Write: Data is output to the relevant pin.

• Register list (port direction register)

DDR0 bit	7	6	5	4	3	2	1	0	Initial Value	
Address: 000010H	D07	D06	D05	D04	D03	D02	D01	D00	0000000В	R/W
DDR1 bit	15	14	13	12	11	10	9	8		
Address: 000011H	D17	D16	D15	D14	D13	D12	D11	D10	0000000В	R/W
DDR2 bit	7	6	5	4	3	2	1	0		
Address: 000012H	D27	D26	D25	D24	D23	D22	D21	D20	0000000В	R/W
DDR3 bit	15	14	13	12	11	10	9	8		
Address: 000013 _H	D37	D36	D35	D34	D33	D32	D31	D30	0000000В	R/W
DDR4 bit	7	6	5	4	3	2	1	0		
Address : 000014 _H	D47	D46	D45	D44	D43	D42	D41	D40	0000000В	R/W
DDR5 bit	45	4.4	10	10	44	10				
Address : 000015 _H	15 D57	14 D56	13 D55	12 D54	11 D53	10 D52	9 D51	8 D50	0000000В	R/W
DDR6 bit		_	_		_			_		
Address : 000016H	7 D67	6 D66	5 D65	4 D64	3 D63	2 D62	1 D61	0 D60	0000000	R/W
DDR7 bit		200	D00	Воч	200		D01			
Address : 000017 _H	15	14	13 D75	12 D74	11 D73	10	9 D71	8 D70	00000000в	R/W
	D77	D76	D/5	D/4	D/3	D72	וועם	D/0	00000000	1 1/ **
DDR8 bit	7	6	5	4	3	2	1	0	0000000	R/W
Address: 000018 _H	D87	D86	D85	D84	D83	D82	D81	D80	UUUUUUUUB	IT/VV
DDR9 bit Sheet4U.com	15	14	13	12	11	10	9	8		
Address : 000019н	_	D96	D95	D94	D93	D92	D91	D90	-000000В	R/W
DDRA bit	7	6	5	4	3	2	1	0		
Address: 00001AH	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	00000000в	R/W
DDRB bit	15	14	13	12	11	10	9	8		
Address: 00000DH	_	DB6	DB5	DB4	DB3	DB2	DB1	DB0	-000000B	R/W

• When each pin is serving as a port, the corresponding pin is controlled as follows:

0: Input mode

www.

1: Output mode

This bit becomes 0 after a reset.

Note: If these registers are accessed by a read modify write instruction (such as a bit set instruction), the bits manipulated by the instruction are set to prescribed values but those other bits in output registers which have been set for input are rewritten to current input values of the pins. When switching a pin from input port to output port, therefore, write a desired value in the PDR first, then set the DDR to switch the pin for output.

• Register list (Analog input enable register)

ADER0 bit	7	6	5	4	3	2	1	0	Initial Value	Access
Address: 00001EH	ADE7	ADE6	ADE5	ADE4	ADE3	ADE2	ADE1	ADE0	111111111В	R/W
ADER1 bit				•						
	15	14	13	12	11	10	9	8		
Address : 00001F _H	ADE15	ADE14	ADE13	ADE12	ADE11	ADE10	ADE9	ADE8	111111111в	R/W

This register controls the port 7, 8 pins as follows.

- 0 : Port input/output mode.
- 1: Analog input mode.

This bit becomes 1 after a reset.

• Register list (Port pull-up resistance register)

RDR0 bit	7	6	5	4	3	2	1	0	Initial Value	Access
Address : 00001C _H	RD07	RD06	RD05	RD04	RD03	RD02	RD01	RD00	0000000в	R/W
RDR1 bit	15	14	13	12	11	10	9	8		
Address : 00001DH	RD17	RD16	RD15	RD14	RD13	RD12	RD11	RD10	0000000В	R/W

Controls the pull-up resistor in input mode.

- 0 : Without pull-up resistor in input mode.
- 1: With pull-up resistor in input mode.

Meaningless in output mode. (Without pull-up resistor)/The input/output mode is decided by the setting of the www.DataSpecial direction register (DDR).

Without pull-up resistor is used in stop mode (SPL = 1). (High-Z) This function is disabled when the external bus is used. Do not attempt to write to this register.

• Register list (Output pin register)


ODR4 bit	7	6	5	4	3	2	1	0	Initial Value	Access	
Address : 00001B _H	OD47	OD46	OD45	OD44	OD43	OD42	OD41	OD40	0000000B	R/W	

Controls open-drain in output mode.


- 0 : Serves as a standard output port in output mode.
- 1 : Serves as an open-drain output port in output mode.

Meaningless in input mode (output High-Z)./The input/output mode is decided by the setting of the port direction register (DDR). This function is disabled when the external bus is used. Do not attempt to write to this register.


• Block diagram of port 0 pin and port 1 pin



• Block diagram of port 2 pin, port 3 pin, port 4 pin, port 5 pin, port 6 pin, port 9 pin, port A pin and port B pin



• Block diagram of port 7 pin and port 8 pin



Notes: • When using as an input port, set "0" in the corresponding bit of the port-7 and port-8 direction register (DDR7 and DDR8) and "0" in the related bit of the analog input enable register (ADER).

• When using as an analog input pin, set "0" in the corresponding bit of the port-7 and port-8 direction register (DDR7 and DDR8) and "1" in the related bit of the analog input enable register (ADER).

2. Time-base timer

The time-base timer is an 18-bit free-run counter (time-base timer counter) that counts in synchronization with the main clock (2 cycles of the oscillation clock HCLK). Four different time intervals can be selected, for each of which an interrupt request can be generated. Operating clock signals are supplied to peripheral resources such as the oscillation stabilization wait timer and watchdog timer.

• Interval time of time-base timer

Internal count clock cycle	Interval time
	2 ¹² /HCLK (Approx. 0.68 ms)
2/HCLK (0.22 na)	2 ¹⁴ /HCLK (Approx. 2.7 ms)
2/HCLK (0.33 μs)	2 ¹⁶ /HCLK (Approx. 10.9 ms)
	2 ¹⁹ /HCLK (Approx. 87.4 ms)

Notes: • HCLK: Oscillation clock frequency

• The parenthesized values assume an oscillator clock frequency of 6 MHz.


• Clock cycles supplied from time-base timer


Where to supply clock	Clock cycle
	2 ¹³ /HCLK (Approx. 1.36 ms)
Main clock oscillation stabilization wait	2 ¹⁵ /HCLK (Approx. 5.46 ms)
otabili zation wan	2 ¹⁷ /HCLK (Approx. 21.84 ms)
	2 ¹² /HCLK (Approx. 0.68 ms)
Motobdog timor	2 ¹⁴ /HCLK (Approx. 2.7 ms)
Watchdog timer	2 ¹⁶ /HCLK (Approx. 10.9 ms)
	2 ¹⁹ /HCLK (Approx. 87.4 ms)

Notes: • HCLK : Oscillation clock frequency

• The parenthesized values assume an oscillator clock frequency of 6 MHz.

• Register list





Actual interrupt request number of time-base timer is as follows:

Interrupt request number: #40 (28H)

3. Watchdog timer

The watchdog timer is timer counter provided for measure of program runaway. It is a 2-bit counter operating with an output of the timebase timer or watch timer as the count clock and resets the CPU when the counter is not cleared for a preset period of time after start.

• Interval time of watchdog timer


HCLK : Oscillation clock(6 MHz) SCLK : Sub clock(8 kHz)								
Min Max Clock cycle								
Approx. 2.39 ms	Approx. 3.07 ms	$(2^{14}\pm 2^{11})$ /HCLK						
Approx. 9.56 ms	Approx. 12.29 ms	$(2^{16}\pm 2^{13})$ /HCLK						
Approx. 38.23 ms	Approx. 49.15 ms	$(2^{18}\pm 2^{15})$ /HCLK						
Approx. 305.83 ms	Approx. 393.22 ms	$(2^{21}\pm 2^{18})$ /HCLK						
Approx. 0.448 s	Approx. 0.576 s	$(2^{12}\pm 2^9)$ /SCLK						
Approx. 3.584 s	Approx. 4.608 s	$(2^{15}\pm 2^{12})$ /SCLK						
Approx. 7.168 s	Approx. 9.216 s	$(2^{16}\pm 2^{13})$ /SCLK						
Approx. 14.336 s	Approx. 18.432 s	(2 ¹⁷ ± 2 ¹⁴) /SCLK						


Notes: • The maximum and minimum time intervals for the watchdog timer depend on the counter clear timing.

- The watchdog timer contains a 2-bit counter that counts the carry-up signal from the time-base timer or watch timer.
- Interval time of watchdog timer is longer than the set time during the following conditions.
 - When clearing the timebase timer during operation on oscillation (HCLK)
 - When clearing the watch timer during operation on sub clock (SCLK)
- Events that stop the watchdog timer
 - Stop due to a power-on reset
 - Watchdog reset

- Clear factor of watchdog timer
 - External reset input by RST pin
 - Writing "0" to the software reset bit
 - Writing "0" to the watchdog timer control bit (second and subsequent times)
 - Transition to sleep mode (clearing the watchdog timer to suspend counting)
 - Transition to time-base timer mode (clearing the watchdog timer to suspend counting)
 - Transition to stop mode (clearing the watchdog timer to suspend counting)

• Register list







4. Watch timer

The watch timer is a 15-bit timer using the sub clock. It can generate interval interrupts. It can also be used as a clock source for the watchdog timer.

• Register list





• Block Diagram



5. 16-bit reload timer

The 16-bit reload timer has the internal clock mode to decrement in synchronization with 3 different internal clocks and the event count mode to decrement upon detection of an arbitrary edge of the pulse input to the external pin. Either can be selected. This timer defines when the count value changes from 0000H to FFFFH as an underflow. The timer therefore causes an underflow when the count reaches [reload register setting + 1]. Either mode can be selected for the count operation from the reload mode which repeats the count by reloading the count setting value at the underflow occurrence or the one-shot mode which stops the count at the underflow occurrence. The interrupt can be generated at the counter underflow occurrence so as to correspond to the El²OS.





6. Multi function timer

The multi-function timer enables the following based on the 16-bit free-run timer.

- Output of independent waveform
- Measurement of input pulse width
- Measurement of external clock cycle

Configuration of a multi-functional timer

16-bit free-run timer	16-bit Output Compare	16-bit Input Capture	8/16-bit PPG timer	16-bit PWC timer
1 channel	4 channels	4 channels	8-bit \times 6 channels (16-bit \times 3 channels)	1 channel

• 16-bit free-run timer: 1 channel

The 16-bit free-run timer consists of a 16-bit up counter (timer data register (TCDT)), compare clear register (CPCLR), timer control status register (TCCS), and prescaler.

The counter output value of the 16-bit free-run timer is used as the base timer for the output compare and input capture units.

• The count clock can be set, selected from among the following eight types.

1/φ, 2/φ, 4/φ, 8/φ, 16/φ, 32/φ, 64/φ, 128/φ

- During the following conditions, the interrupt should be output.
 - The counter value of 16-bit free run timer will be overflowed.
 - The counter value of 16-bit free run timer will be cleared after the counter value of 16-bit free run timer = the compare clear register value (CPCLR) (TCCS: ICRE = "1", MODE = "1")
- The counter value of 16-bit free run timer should be cleared to "0000H" during the following conditions.
 - Reset
 - When setting the clear bit (SCLR) of timer control status register (TCCS) to "1"
 - When the counter value of the 16-bit free run timer = the compare clear register value (CPCLR) (TCCS : MODE = "1")
- www.DataSheet40.com setting "0000н" to the timer data register (TCDT)

• Output compare: 4 channels

The output compare unit consists of compare registers (OCCP0 to OCCP3), compare control registers (OCS0 to OCS3), and a compare output latch.

The output compare unit can invert the output level and output an interrupt when a compare register (OCCP0 to OCCP3) value matches the counter value of the 16-bit free-run timer.

- Output compare registers can operate as 4 independent channels. The output compare registers (OCCP0 to OCCP3) of each channel have interrupt request flags of their respective output pins.
- Pin output can be inverted by using 2 channels of output compare registers (OCCP0 to OCCP3).
- If the counter value of 16-bit free run timer = the output compare register (OCCP0 to OCCP3) (OCS0, OCS2 : ICP0 = "1", ICP1 = "1"), the interrupt request should be generated. (OCS0, OCS2 : ICE0 = "1", ICE1 = "1")
- The initial value for pin output of each channel can be set.


• Input capture : 4 channels

The input capture unit consists of the input capture data registers (IPCP0 to IPCP3) corresponding to external input pins (IN0 to IN3) and input capture control registers (ICS01, ICS23).


The input capture unit can capture the counter value of the 16-bit free-run timer into the input capture data register (IPCP0 to IPCP3) to generated an interrupt request upon detection of the effective edge of the signal input through the external input.

- The input capture unit in each channel can operate independently.
- The effective edge of the external signal can be selected (rising edge, falling edge, both edges).
- An interrupt request can be generated upon detection of the selected effective edge of the external signal.(ICS01, ICS2: ICE0 = "1", ICE1 = "1", ICE2 = "1", ICE3 = "1").

• Register list (16-bit free-run timer)




• Register list (output compare)



• Register list (input capture)

bit	15	P0 to IP	13	12	11	10	9	8	Initial Value		
Address: 007911 _H 007913 _H	CP15	CP14	CP13	CP12	CP11	CP10	CP09	CP08	XXXXXXXXB		
007915н 007917н 007917н	(R)	(R)	(R)	(R)	(R)	(R)	(R)	(R)			
bit	7	6	5	4	3	2	1	0	Initial Value		
Address: 007910н 007912н	CP07	CP06	CP05	CP04	CP03	CP02	CP01	CP00	XXXXXXX		
007914н 007916н	(R)	(R)	(R)	(R)	(R)	(R)	(R)	(R)			
Input capture control sta	atus regi	ster (IC	S23)								
bit	15	14	13	12	11	10	9	8	Initial Value		
Address: 000053H	ICP3	ICP2	ICE3	ICE2	EG31	EG30	EG21	EG20	0000000в		
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)			
Input capture control status register (ICS01)											
	7	6	5	4	3	2	1	0	Initial Value		
bit									0000000B		
	ICP1	ICP0	ICE1	ICE0	EG11	EG10	EG01	EG00	00000000		



• 8/16-bit PPG timer (8-bit : 6 channels, 16-bit : 3 channels)

8/16-bit PPG timer consists of an 8-bit down counter (PCNT), PPG operation mode control register (PPGC0 to PPGC5), PPG output control register (PPG01, PPG23, PPG45) and PPG reload register (PRLL0 to PRLL5, PRLH0 to PRLH5).


When used as an 8-/16-bit reload timer, the PPG timer serves as an event timer. It can also output pulses of an arbitrary duty ratio at an arbitrary frequency.


- 8-bit PPG mode
 - Each channel operates as an independent 8-bit PPG.
- 8-bit prescaler + 8-bit PPG mode
 Operates as an arbitrary-cycle 8-bit PPG with PPG0 (PPG2, PPG4) operating as an 8-bit prescaler and PPG1 (PPG3, PPG5) counted by the borrow output of PPG0 (PPG2, PPG4).
- 16-bit PPG mode
 - Operates as a 16-bit PPG with PPG0 (PPG2, PPG4) and PPG1 (PPG3, PPG5) connected.
- PPG operation

The PPG timer outputs pulses of an arbitrary duty ratio (the ratio between the High and Low level periods of pulse waveform) at an arbitrary frequency. This can also be used as a D/A converter by an external circuit.

00790Ан

• Register list PPG operation mode control register (PPGC1/PPGC3/PPGC5) **Initial Value** bit 14 10 9 8 15 13 12 11 Address: 000047H 0X00001_B PEN1 PE10 PIE1 PUF1 MD1 MD0 Reserved 000049н (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) 00004Вн (PPGC0/PPGC2/PPGC4) Initial Value bit 7 0 6 5 4 3 2 1 Address: 000046H 0X000XX1B PEN0 PIE0 PUF0 Reserved PE00 000048н (R/W) (R/W) (R/W) (R/W) (R/W) 00004Ан PPG output control register (PPG01/PPG23/PPG45) Initial Value 7 6 5 3 2 1 0 Address: 00004CH 000000XXB PCS2 PCS0 PCM2 PCM1 PCM0 Reserved Reserved PCS₁ 00004Ен (R/W) (R/W) (R/W) 000050н (R/W) (R/W) (R/W) (R/W) (R/W) PPG reload register (PRLH0 to PRLH5) bit Initial Value 14 10 9 8 15 13 12 11 Address: 007901н XXXXXXXXB D15 D14 D13 D12 D11 D10 D09 D08 007903н (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) 007905н 007907н 007909н 00790Вн www.DataSheet4U.com (PRLL0 to PRLL5) bit Initial Value 7 6 5 3 2 0 4 1 Address: 007900H XXXXXXXXB D07 D06 D05 D04 D03 D02 D01 D00 007902н (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) 007904н 007906н 007908н







• PWC timer

The PWC timer is a 16-bit multi-function up-count timer capable of measuring the input signal pulse width.

Register list





7. UART

UART is a general purpose serial communication interface for synchronous or asynchronous (start-stop synchronization) communications with external devices. It supports bi-directional communication (normal mode) and master/slave communication (multi-processor mode: supported on master side only). An interrupt can be generated upon completion of reception, detection of a reception error, or completion of transmission. El²OS is supported.

UART functions

UART, or a generic serial data communication interface that sends and receives serial data to and from other CPU and peripherals, has the functions listed in following.

		Function					
	Data buffer	Full-duplex double-buffered					
	Transmission mode	Clock synchronous (without start/stop bit) Clock asynchronous (start-stop synchronous)					
	Baud rate	Special-purpose baud-rate generator It is optional from 8 kinds. Baud rate by external clock (SCK0/SCK1/SCK2/SCK3 terminal input)					
	Data length	8-bit or 7-bit (in the asynchronous normal mode only)1-bit to 8-bit (synchronous mode only)					
	Signal system	Non Return to Zero (NRZ) system					
	Reception error detection	 Framing error Overrun error Parity error (Not supported in operation mode 1) 					
www.Data	Interrupt request Sheet4U.com	 Receive interrupt (reception completed, reception error detected) Transmission interrupt (transmission completed) Both the transmission and reception support El²OS. 					
	Master/slave type communication function (multi processor mode)	Capable of 1 (master) to many (slaves) communication (available just as master)					

Note: In clock synchronous transfer mode, the UART transfers only data with no start or stop bit added.

UART operation modes

	Operation made	Data I	ength	Synchronization	Stop bit length		
Operation mode		Without parity	With parity	Synchronization	Stop bit length		
0	Normal mode	7-bit c	or 8-bit	Asynchronous	1-bit or 2-bit *2		
1	Multi processor mode 8-bit + 1*1 —		_	Asynchronous	1-bit 01 2-bit -		
2	Normal mode	1 to 8-bit	_	Synchronous	No		

^{-:} Setting disabled

^{*1: +1} is an address/data setting bit (A/D) which is used for communication control.

^{*2 :} Only one bit can be detected as a stop bit at reception.

Initial Value

00100000в

0

MB90330A Series

Register list

Serial mode register (SMR0 to SMR3)									
	bit	7	6	5	4	3	2	1	
Address :	000020н	MD1	MD0	SCKL	M2L2	M2L1	M2L0	SCKE	

000032н

Serial control register (SCR0 to SCR3)

Initial Value bit 15 14 10 9 8 13 12 11 Address: 000021н PEN CL A/D REC Ρ SBL **RXE** TXE 00000100_B 000027н

00002D_H (R/W) (R/W) (R/W) (R/W) (R/W) (W) (R/W) (R/W) 000033_H

Serial input/output data register (SIDR0 to SIDR3 / SODR0 to SODR3)

Initial Value bit 7 6 5 4 3 2 0 1 Address: 000022H D1 D7 D6 D5 D4 D3 D2 D0 XXXXXXXX

000028H 00002EH 000034H

Serial status register (SSR0 to SSR3)

Initial Value bit 15 14 13 12 11 10 9 8 Address: 000023H PΕ **FRE RDRF TDRE** RIE **ORE BDS** TIE 00001000_B 000029н

000029H (R) (R) (R) (R) (R) (R/W) (R/W) (R/W) 000035H

UART prescaler reload register (UTRLR0 to UTRLR3)

Initial Value bit 7 0 6 5 4 3 2 1 www.DataSheet40.com 000024н D7 D6 D5 D4 D3 D2 D1 D0 0000000B


00002AH 000030H 000036H (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W)

UART prescaler control register (UTCR0 to UTCR3)

Initial Value bit 15 14 13 12 11 10 9 8 Address: 000025H Reserved CKS MD SRST D10 D9 D8 0000-000B

00002B_H (R/W) (R/W) (R/W) (-) (R/W) (R/W) (R/W) (000037_H

Block Diagram





8. Extended I/O serial interface

The extended I/O serial interface is a serial I/O interface in an 8-bit, single-channel, capable of clock synchronous data transfer. LSB-first or MSB-first transfer mode can be selected for data transfer.

There are 2 serial I/O operation modes available:

- Internal shift clock mode: Transfer data in synchronization with the internal clock.
- External shift clock mode: Transfer data in synchronization with the clock supplied via the external pin (SCK). By manipulating the general-purpose port sharing the external pin (SCK) in this mode, data can also be transferred by a CPU instruction.





9. I²C Interface

The I²C interface is a serial I/O port supporting the Inter IC BUS. It serves as a master/slave device on the I²C bus and has the following features.

- Master/slave sending and receiving
- · Arbitration function
- · Clock synchronization function
- Slave address and general call address detection function
- Detecting transmitting direction function
- Start condition repeated generation and detection function
- Bus error detection function

Register list

I²C bus status register (IBSR0 to IBSR2)

Initial Value 4 3 2 0 Address: 000070H RSC ΑL LRB TRX AAS GCA **FBT** 0000000B 000076н (R) (R) (R) (R) (R) (R) (R) (R) 00007Сн

I²C bus control register (IBCR0 to IBCR2)

bit 15 14 13 12 11 10 9 Initial Value Address: 000071H BEIE SCC MSS **ACK BER GCAA** INTE INT 0000000B 000077н (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) 00007Dн

I²C bus clock control register (ICCR0 to ICCR2)


Initial Value 3 2 1 0 www.DataSheetAddress: 000072н CS4 CS3 CS2 CS₁ CS₀ XX0XXXXXB 000078н (R/W) (R/W) (R/W) (R/W) (R/W) 00007EH

I²C bus address register (IADR0 to IADR2)

Initial Value bit 13 12 11 10 Address: 000073H АЗ Α5 Α4 Α2 Α1 A0 XXXXXXXXB 000079н (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) 00007Fн

I²C bus data register (IDAR0 to IDAR2)


3 2 0 Initial Value Address: 000074H D5 D3 D2 D7 D4 D1 D0 XXXXXXXXB 00007Ан (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) 000080н



10. USB Function

The USB function is an interface supporting the USB (Universal Serial Bus) communications protocol.

- Feature of USB function
 - Correspond to USB Full Speed
 - Full speed (12 Mbps) is supported.
 - The device status is auto-answer.
 - · Bit stripping, bit stuffing, and automatic generation and check of CRC5 and CRC16
 - Toggle check by data synchronization bit
 - Automatic response to all standard commands except Get/SetDescriptor and SynchFrame commands (these 3 commands can be processed the same way as the class vendor commands).
 - The class vendor commands can be received as data and responded via firmware.
 - Supports up to 6 EndPoints (EndPoint0 is fixed to control transfer)
 - 2 transfer data buffers integrated for each end point (one IN buffer and one OUT buffer for EndPoint 0)
 - Supports automatic transfer mode for transfer data via DMA (except buffers for EndPoint 0)



(Continued)

FP2/3/4/5 c	ontrol register	(FP2C t	o FP5C)						
21 2/0/1/00	bit	7	6	, 5	4	3	2	1	0	Initial Value
Address:		Reserved	PKS2 to 5	PKS2 to 5	PKS2 to 5	PKS2 to 5		PKS2 to 5	PKS2 to 5	01000000в
	0000D8н 0000DАн 0000DСн	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
	bit	15	14	13	12	11	10	9	8	Initial Value
Address:		EPEN	TYPE	TYPE	DIR	DMAE	NULE	STAL	Reserved	01100000в
	0000D9н 0000DВн 0000DDн	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
Time stamp	register (TMS	SP)								
	bit	7	6	5	4	3	2	1	0	Initial Value
Address:	0000DEн	TMSP	TMSP	TMSP	TMSP	TMSP	TMSP	TMSP	TMSP	0000000В
		(R)	(R)	(R)	(R)	(R)	(R)	(R)	(R)	
	bit	15	14	13	12	11	10	9	8	Initial Value
Address :	0000DFн	_	_	_	_	_	TMSP	TMSP	TMSP	XXXXX000 _B
		(—)	(—)	(—)	(—)	(—)	(R)	(R)	(R)	
UDC status	register (UDC	S)								
	bit	7	6	5	4	3	2	1	0	Initial Value
Address:	0000Е0н		_	SUSP	SOF	BRST	WKUP	SETP	CONF	ХХ000000в
		(—)	(—)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
OataShee UDC Interru	ıpt enable regi	ister (UD	CIE)							
	bit	15	14	13	12	11	10	9	8	Initial Value
Address :	0000Е1н	Reserved	Reserved	SUSPIE	SOFIE	BRSTIE	WKUPIE	CONFN	CONFIE	0000000В
		(—)	(—)	(R/W)	(R/W)	(R/W)	(R/W)	(R)	(R/W)	
EP0I status	register (EP0	IS)								
	bit	7	6	5	4	3	2	1	0	Initial Value
Address :	0000Е2н	_	_	_	_	_	_	_		XXXXXXX
		(—)	(—)	(—)	(—)	(—)	(—)	(—)	(—)	
	bit	15	14	13	12	11	10	9	8	Initial Value
Address:	0000ЕЗн	BFINI	DRQIIE				DRQI			10XXX1XX _в
		(R/W)	(R/W)	(—)	(—)	(—)	(R/W)	(—)	(—)	
-			_						_	

w w w

(Continued)

(Continued)										
EP00 statu	ıs register (EF	POOS)								
	bit _	7	6	5	4	3	2	1	0	Initial Valu
Address :	0000E4н	Reserved	SIZE	SIZE	SIZE	SIZE	SIZE	SIZE	SIZE	0XXXXXX
		(—)	(R)	(R)	(R)	(R)	(R)	(R)	(R)	
	bit	15	14	13	12	11	10	9	8	Initial Valu
Address :	: 0000Е5н	BFINI	DRQOIE				DRQO	SPK	Reserved	100XX000
		(R/W)	(R/W)	(R/W)	(—)	(—)	(R/W)	(R/W)	(—)	
EP1 status	register (EP1	S)								
	bit .	- 7	6	5	4	3	2	1	0	Initial Valu
Address :	0000Е6н	SIZE	SIZE	SIZE	SIZE	SIZE	SIZE	SIZE	SIZE	XXXXXX
		(R)	(R)	(R)	(R)	(R)	(R)	(R)	(R)	
	bit	15	14	13	12	11	10	9	8	Initial Valu
Address :	0000Е7н	BFINI	DRQIE	SPKIE	Reserved	BUSY	DRQ	SPK	SIZE	1000000X
		(R/W)	(R/W)	(R/W)	(—)	(R)	(R/W)	(R/W)	(R)	••
EP2/3/4/5	status register	(EP2S to	EP5S)							
	bit : 0000E8н 0000EАн	7	6	5	4	3	2	1	0	Initial Valu
Address		Reserved		SIZE	SIZE	SIZE	SIZE	SIZE	SIZE	XXXXXX
	0000ECH	(—)	(R)	(R)	(R)	(R)	(R)	(R)	(R)	
i	0000ЕЕн									
	bit	15	14	13	12	11	10	9	8	Initial Valu
Address	: 0000E9н 0000EВн	BFINI	DRQIE	SPKIE	Reserved	BUSY	DRQ	SPK	Reserved	10000000
	0000EDн	(R/W)	(R/W)	(R/W)	(—)	(R)	(R/W)	(R/W)	(—)	
EP0/1/2/3/4	0000EFн 4/5 data regist	er (EP0D	T to EP	5DT)						
	bit									Initial Valu
Address:	0000F0н	- 7	6	5	4	3	2	1	0	XXXXXXX
	0000F2н 0000F4н -	BFDT	BFDT	BFDT	BFDT	BFDT	BFDT	BFDT	BFDT	
	0000Г4н 0000F6н	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
	0000F8н									
	0000F A н									
	bit	15	14	13	12	11	10	9	8	Initial Valu
Address	: 0000F1н 0000F3н	BFDT	BFDT	BFDT	BFDT	BFDT	BFDT	BFDT	BFDT	XXXXXXX
	0000Г 5н 0000F5н	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)		(R/W)	
	0000F7н	. ,	. /	. ,	. ,	. ,	. ,	. ,	. ,	
	0000F9н 0000FBн									

11. USB Mini-HOST

USB Mini-HOST provides minimal host operations required and is a function that enables data to be transferred to and from Device without PC intervention.

- Feature of USB Mini-HOST
 - · Automatic detection of Low Speed/Full Speed transfer
 - Low Speed/Full Speed transfer support
 - · Automatic detection of connection and cutting device
 - Reset sending function support to USB-bus
 - Support of IN/OUT/SETUP/SOF token
 - In-token handshake packet automatic transmission (excluding STALL)
 - Out-token handshake packet automatic detection
 - Supports a maximum packet length of 256 bytes.
 - Error (CRC error/toggle error/time-out) various supports
 - Wake-Up function support

• Differences between the USB HOST and USB Mini-HOST

		HOST	Mini-HOST
Hub support		0	×
	Bulk transfer	0	0
Transfer	Control transfer	0	0
Transier	Interrupt transfer	0	0
	ISO transfer	0	×
Transfor speed	Low Speed	0	0
Transfer speed	Full Speed	0	0
PRE packet support		0	×
SOF packet support		0	0
	CRC error	0	0
Error	Toggle error	0	0
Elloi	Time-out	0	0
	Maximum packet < receive data	0	0
Detection of connection a	nd cutting of device	0	0
Transfer speed detection		0	0

: Supported× : Not supported

www.Data

Register list

Host control register 0 (HCNT0) Initial Value 0 Address: 0000C0H 0000000B RWKIRE URIRE CMPIRE CNNIRE DIRE **SOFIRE URST** HOST (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) Host control register 1 (HCNT1) Initial Value bit Address: 0000C1H Reserved Reserved Reserved Reserved SOFSTEP CANCEL RETRY 0000001B (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) Host interruption register (HIRQ) Initial Value 1 0000000B Address: 0000C2H TCAN Reserved RWKIRQ URIRQ CMPIRQ CNNIRQ DIRQ SOFIRQ (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) Host error status register (HERR) Initial Value 14 13 12 11 10 9 8 Address: 0000C3H 0000011_B LSTSOF RERR TOUT CRC **TGERR** STUFF HS HS (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) Host state status register (HSTATE) Initial Value 1 0 ALIVE CLKSEL SOFBUSY XX010010_B Address: 0000C4H SUSP TMODE **CSTAT** (R) (R) www.DataSheet4U.com SOF interruption FRAME comparison register (HFCOMP) Initial Value 15 14 13 12 10 9 8 11 FRAME FRAME FRAME FRAME FRAME FRAME FRAME Address: 0000C5H 0000000B COMP COMP COMP COMP COMP COMP (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W)

(Continued)

	(Continued)									
	Retry timer setting registe	er (HRTII	MER)							
	bit	7	6	5	4	3	2	1	0	Initial Value
	Address : 0000С6н	RTIMER0	RTIMER0	RTIMER0	RTIMER0	RTIMER0	RTIMER0	RTIMER0	RTIMER0	0000000В
		(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
	bit	15	14	13	12	11	10	9	8	Initial Value
	Address: 0000C7 _H	RTIMER1	RTIMER1	RTIMER1	RTIMER1	RTIMER1	RTIMER1	RTIMER1	RTIMER1	0000000В
		(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
	bit _	7	6	5	4	3	2	1	0	Initial Value
	Address: 0000C8 _H		_	_	_	_	_	RTIMER2	RTIMER2	XXXXXX00 _B
		(—)	(—)	()	(—)	(—)	(—)	(R/W)	(R/W)	
	Host address register (H	ADR)								
	bit	15	14	13	12	11	10	9	8	Initial Value
	Address: 0000C9H	_	ADDRESS	ADDRESS	ADDRESS	ADDRESS	ADDRESS	ADDRESS	ADDRESS	Х000000в
		(—)	(R/W)	(R/W)	(R/W)					
		o='								
	EOF setting register (HE	OF)								
	bit _	- 7	6	5	4	3	2	1	0	Initial Value
	Address: 0000CAH	EOF0	EOF0	EOF0	EOF0	EOF0	EOF0	EOF0	EOF0	0000000в
		(R/W)	(R/W)	(R/W)	(R/W)					
										1.22.137.1
	bit Address : 0000CRu	15	14	13	12	11	10	9	8	Initial Value XX000000 _B
www.Da	taSheetdress : 0000СВн			EOF1	EOF1	EOF1	EOF1	EOF1	EOF1	XX000000B
		(—)	(—)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
	FRAME setting register	(HEDAM)	= \							
		`	,	_			_			Lettal Males
	bit _ Address : 0000CC _H	-			4	3	2	1	0	Initial Value 00000000
	Address : 000000H								FRAME0] 00000000
		(H/W)	(R/W)	(R/W)	(H/W)	(H/W)	(R/W)	(R/W)	(H/WV)	
	bit	15	14	13	12	11	10	9	8	Initial Value
	Address: 0000CDH		14	13	12	11	10 FRAME1	FRAME1		XXXXX000 _B
	7 10 00 00 00 00 00 00 00 00 00 00 00 00						(R/W)		(R/W)	
		(—)	(—)	(—)	(—)	(—)	(n/w)	(n/vv)	(m/ vv)	
	Host token end point reg	ister (HT	OKFN)							
	bit	7	•	E	1	9	0	1	0	Initial Value
	Address: 0000CEH	TGGL	6 TKNEN	5 TKNEN	4 TKNEN	3 ENDPT	2 ENDPT	ENDPT	0 ENDPT	000000008
	-	(R/W)			(R/W)	(R/W)		(R/W)		1
		(17/77)	(11/77)	(11/77)	(11/7/	(11/77)	(11/44)	(11/77)	(11/00)	

12. 8/10-bit A/D converter

The A/D converter converts analog input voltages into digital values and has the following features.

- RC sequential compare conversion method with sample and hold circuit
- Selectable 8-bit resolution or 10-bit resolution
- Analog input program-selectable from among 16 channels

Single conversion mode: Convert 1 selected channel


Scan conversion mode: Continuous plural channels (maximum 16 channels can be programmed) are converted.


Continuous conversion mode: Repeatedly convert the specified channels.

Stop conversion mode: Convert 1 channel then suspend conversion to remain on standby until the next activation (Simultaneous conversion start available).

- An interrupt request to the CPU can be generated upon completion of A/D conversion. Suitable for continuous processing as this interrupt activates μDMA to transfer the data resulting from A/D conversion to memory.
- The activation source can be selected from among software, external trigger (falling edge), and timer (rising edge).







13. DTP/External interrupt circuit

DTP (Data Transfer Peripheral)/External interrupt circuit detects the interrupt request input from the external interrupt input terminal (INT7 to INT0), and outputs the interrupt request.

• DTP/External interrupt circuit function

The DTP/External interrupt function outputs an interrupt request upon detection of the edge or level signal input to the external interrupt input pins (INT7 to INT0).

If CPU accepts the interrupt request, and if the extended intelligent I/O service (El²OS) is enabled, branches to the interrupt handling routine after completing the automatic data transfer (DTP function) performed by El²OS. And if El²OS is disabled, it branches to the interrupt handling routine without activating the automatic data transfer (DTP function) performed by El²OS.


• Overview of DTP/External interrupt circuit

	External interrupt	DTP function
Input pin	8 channels (P60/INT0, P61/INT1, P62/INT2/SIN, P63/INT3/SOT, P64/INT4/SCK, P65/INT5/PWC, P66/INT6/SCL0, P67/INT7/SDA0)	
Interrupt source	The detection level or the type of the edge for each terminal can be set in the request level setting register (ELVR).	
	Input of H level/L level/rising edge/falling edge.	
Interrupt number	#18 (12н), #20 (14н), #22 (16н), #24 (18н)	
Interrupt control	Enabling/disabling the interrupt request output using the DTP/interrupt enable register (ENIR)	
Interrupt flag	Holding the interrupt causes using the DTP/interrupt cause register (EIRR)	
Process setting	Disable El ² OS (ICR: ISE="0")	Enable El ² OS (ICR: ISE="1")
Process aSheet4U.com	Branched to the interrupt handling routine	After an automatic data transfer by El ² OS, branched to the interrupt handling routine

72 **FUITSU** DS07-13734-6E

• Register list

DTP/Interrupt enable reg	•	,							Initial Value
	7	6	5	4	3	2	1	0	
Address: 00003CH	EN7	EN6	EN5	EN4	EN3	EN2	EN1	EN0	0000000в
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
DTP/Interrupt source register (EIRR)									
bit	15	14	13	12	11	10	9	8	Initial Value
Address: 00003DH	ER7	ER6	ER5	ER4	ER3	ER2	ER1	ER0	0000000в
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
Request level setting register (ELVR)									
bit	7	6	5	4	3	2	1	0	Initial Value
Address : 00003Ен	LB3	LA3	LB2	LA2	LB1	LA1	LB0	LA0	0000000в
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
bit	15	14	13	12	11	10	9	8	Initial Value
Address: 00003FH	LB7	LA7	LB6	LA6	LB5	LA5	LB4	LA4	0000000в
'	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	




14. Interrupt controller


The interrupt control register is located inside the interrupt controller; it exists for every I/O having an interrupt function. This register has the following functions.

• Setting of the interrupt levels of relevant resources

• Register list



Note: Do not access interrupt control registers using any read modify write instruction because it causes a www.DataSheet/malfunction.




15. μ**DMAC**

μDMAC is simple DMA with the function equal with El²OS. It has 16 channels DMA transfer channels with the following features.

- Performs automatic data transfer between the peripheral resource (I/O) and memory
- The program execution of CPU stops in the DMA start-up
- Capable of selecting whether to increment the transfer source and destination addresses
- DMA transfer is controlled by the DMA enable register, DMA stop status register, DMA status register, and descriptor.
- A STOP request is available for stopping DMA transfer from the resource.
 Upon completion of DMA transfer, the flag bit corresponding to the transfer completed channel in the DMA status register is set and a termination interrupt is output to the transfer controller.

Register list



(Continued)


www.Da

bit	7	6	5	4	3	2	1	0	Initial Value
Address: 007920 _H	DBAPL	DBAPL	DBAPL	DBAPL	DBAPL	DBAPL	DBAPL	DBAPL	XXXXXXXXB
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
MA buffer address poi		dle 8-bit	(DBAP	M)					
bit	15	14	13	12	11	10	9	8	Initial Value
Address: 007921 _H	DBAPM	DBAPM	DBAPM	DBAPM	DBAPM	DBAPM	DBAPM	DBAPM	XXXXXXX
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
DMA buffer address poi		er 8-bit	(DBAPH	H)					
bit	7	6	5	4	3	2	1	0	Initial Value
Address: 007922H	DBAPH	DBAPH	DBAPH	DBAPH	DBAPH	DBAPH	DBAPH	DBAPH	XXXXXXXXB
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
DMA control register (DI	•								L-20 - LAV-L
bit Address : 007923⊦	15	14	13	12	11	10	9	8	Initial Value
Address: 007923H	RDY2	RDY1	BYTEL	IF	BW	BF	DIR	SE	XXXXXXX
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
DMA I/O register addres	s pointe	r lower	8-bit (DI	OAL)					
bit	7	6	5	4	3	2	1	0	Initial Value XXXXXXXB
Address: 007924 _H	A07	A06	A05	A04	A03	A02	A01	A00	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
DMA I/O register addres	s pointe	r upper	8-bit (D	IOAH)					
bit Sheet411.com	15	14	13	12	11	10	9	8	Initial Value
Sheet4U.com Address : 007925н	A15	A14	A13	A12	A11	A10	A09	A08	XXXXXXXXB
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
DMA data counter lower	8-bit (D	DCTL)							
bit	7	6	5	4	3	2	1	0	Initial Value
Address : 007926н	B07	B06	B05	B04	B03	B02	B01	B00	XXXXXXX
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
	r 8-bit (D	DCTH)							
DMA data counter uppe	,				4.4	10	9	8	Initial Value
bit	,	14	13	12	11				10000000
* !	`	14 B14	13 B13	12 B12	B11	B10	B09	B08	XXXXXXX


16. External bus pin control circuit

The external bus pin control circuit controls external bus pins to extend the CPU address and data buses to externals.


• Register list



• External address output control register (HACR)




• Bus control signal selection register (EPCR)



W :Write only
- :Unused
* :"1" or "0"

• Block Diagram



17. Address matching detection function

When the address is equal to the value set in the address detection register, the instruction code to be read into the CPU is forcibly replaced with the INT9 instruction code (01H). As a result, the CPU executes the INT9 instruction when executing the set instruction. By performing processing by the INT#9 interrupt routine, the program patch function is enabled.

2 address detection registers are provided, for each of which there is an interrupt enable bit. When the address matches the value set in the address detection register with the interrupt enable bit set to 1, the instruction code to be read into the CPU is forcibly replaced with the INT9 instruction code.

Register list Program address detect register 0 to 2 (PADR0) PADR0 (lower) bit 7 6 5 4 3 2 1 0 Initial Value Address: 001FF0H XXXXXXXX_B (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) PADR0 (middle) bit 15 14 13 12 11 10 9 8 Initial Value Address: 001FF1H XXXXXXXXB (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) PADR0 (upper) bit 7 6 5 4 3 2 1 0 Initial Value Address: 001FF2H XXXXXXXX_R (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) Program address detect register 3 to 5 (PADR1) PADR1 (lower) 15 14 13 12 11 10 Initial Value Address: 001FF3H XXXXXXXXB www.DataSheet4U.com (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) PADR1 (middle) bit 7 6 5 4 3 2 Initial Value Address: 001FF4H XXXXXXXXB (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) PADR1 (upper) bit 15 14 13 12 11 10 Initial Value Address: 001FF5H **XXXXXXXX**B (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) Program address detection control status register (PACSR) **PACSR** bit 6 5 3 2 1 0 Initial Value Address: 00009EH Reserved Reserved Reserved ADIE Reserved ADDE Reserved 0000000B (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) R/W: Readable and Writable : Undefined Χ


18. Delay interrupt generator module

The delay interrupt generation module is a module that generates interrupts for switching tasks. A hardware interrupt can be generated by software.

• Delay interrupt generator module function

	Function and control
Interrupt source	 Setting the R0 bit in the delayed interrupt request generation/release register to 1 (DIRR: R0 = 1) generates a delayed interrupt request. Setting the R0 bit in the delayed interrupt request generation/release register to 0 (DIRR: R0 = 0) cancels the delayed interrupt request.
Interrupt control	No setting of permission register is provided.
Interrupt flag	Set in bit R0 of the delayed interrupt request generation /clear register (DIRR : R0)
El ² OS support	Not ready for extended intelligent I/O service (El ² OS).

• Block Diagram




19. ROM mirror function selection module

The ROM mirror function select module can make a setting so that ROM data located in bank FF can be read by accessing bank 00.

• ROM mirroring function selection module function

	Description
Mirror setting address	FFFFFFн to FF8000н in the FF bank can be read through 00FFFFн to 008000н in the 00 bank.
Interrupt source	None.
El ² OS support	Not ready for extended intelligent I/O service (El ² OS) .

• Block Diagram



20. Low power consumption (standby) mode

The $F^2MC-16LX$ can be set to save power consumption by selecting and setting the low power consumption mode.

• CPU operation mode and functional description

	CPU operating clock	Operation mode	Description
		Normal run	The CPU and peripheral resources operate at the clock frequency obtained by PLL multiplication of oscillator clock (HCLK) frequency.
	PLL clock	Sleep	Only peripheral resources operate at the clock frequency obtained by PLL multiplication of the oscillator clock (HCLK) .
		Time-base timer	Only the time-base timer operates at the clock frequency obtained by PLL multiplication of the oscillator clock (HCLK) frequency.
		Stop	The CPU and peripheral resources are suspended with the oscillator clock stopped.
	Normal ı		The CPU and peripheral resources operate at the clock frequency obtained by dividing the oscillator clock (HCLK) frequency by two.
	Main clock	Sleep	Only peripheral resources operate at the clock frequency obtained by dividing the oscillator clock (HCLK) frequency by two.
		Time-base timer	Only the time-base timer operates at the clock frequency obtained by dividing the oscillator clock (HCLK) frequency by two.
		Stop	The CPU and peripheral resources are suspended with the oscillator clock stopped
		Normal run	The CPU and peripheral resources operate at the clock frequency obtained by dividing the sub clock (SCLK) frequency by four.
	Sub clock	Sleep	Only peripheral resources operate at the clock frequency obtained by dividing the subclock (SCLK) frequency by four.
w.Da	taSheet4U.com	Watch mode	Only the watch timer operates at the clock frequency obtained by dividing the sub clock (SCLK) frequency by four.
		Stop	The CPU and peripheral resources are suspended with the sub clock stopped.
	CPU intermittent operation mode	Normal run	The halved or PLL-multiplied oscillator clock (HCLK) frequency or the sub clock (SCLK) frequency is used for operation while being decimated in a certain period.


• Register list

Low power consumption mode control register (LPMCR) Initial Value 7 6 5 4 3 2 0 1 Address: 0000A0H 00011000 BSTP SLP RST SPL TMD CG1 CG0 Reserved (W) (W) (R/W) (W) (R/W) (R/W) (R/W) (R/W)

21. Clock

The clock generator controls the internal clock as the operating clock for the CPU and peripheral resources. The internal clock is referred to as machine clock whose one cycle is defined as machine cycle. The clock based on source oscillation is referred to as oscillator clock while the clock based on internal PLL oscillation is referred to as PLL clock.

• Register list



22. 3 Mbits flash memory

This section explains the flash memory built in the MB90F334A. Therefore, it is not applicable to evaluation ROM or MASK ROM.

The flash memory is located in bank FF in the CPU memory map.

• Function of flash memory

	Description
Memory capacity	3072 Kbits (384 Kbytes)
Memory configuration	384 Kwords × 8 bits/192 Kwords × 16 bits
Sector configuration	64 Kbytes × 5 + 32 Kbytes + 8 Kbytes × 2 + 16 Kbytes
Sector protect function	Capable of setting up with a recommendation parallel writer
Program algorithm	Automatic program algorithm (Embedded Algorithm : Similar to MBM29LV400TC)
Operation command	 Compatibility with the JEDEC standard-type command Built-in function of erase pause/erasure resume Detection of programming/erasure completion using data polling and the toggle bit Capable of erasing data sector by sector (in arbitrary combination of sectors)
Program/Erase cycle	At least 10000 times guaranteed
How to program and erase memory	 Parallel programmer available for programming and erasure Write/erase operation with a dedicated serial writer Write/erase operation by program execution
Interrupt source	Programming/erasure completion sources
El ² OS supports	Not ready for expanded intelligent I/O service (EI ² OS).

• Sector configuration of flash memory

Flash Memory	CPU address	Writer address *		
Prohibited	F80000н	00000н		
Trombited	F8FFFFH ;	0FFFFH		
SA0 (64 Kbytes)	F 90000н	10000н		
SAU (64 Kbytes)	F9FFFFH	1FFFFH		
CA1 (64 Khytoo)	F A0000н	20000н		
SA1 (64 Kbytes)	FAFFFFH	2FFFFH		
CAO (CA Khutaa)	FB0000н	30000н		
SA2 (64 Kbytes)	FBFFFFH	3FFFFH		
Prohibited	FC0000H	40000н		
Trombited	FCFFFFH	4FFFFH		
CA2 (64 Khytoo)	FD0000H	50000н		
SA3 (64 Kbytes)	FDFFFFH	5FFFFH		
CAA (CA Khytoo)	FE0000H	60000н		
SA4 (64 Kbytes)	FEFFFFH	6FFFFH		
0.45 (00 K(s, 4, -, -)	FF0000H	70000н		
SA5 (32 Kbytes)	FF7FFFH	77FFFн		
CAC (Q Khytoo)	FF8000H	78000н		
SA6 (8 Kbytes)	FF9FFFH	79FFFн		
CA7 (0 Khytaa)	FFA000H	7А000н		
SA7 (8 Kbytes)	FFBFFFH	7BFFFH		
040 (40 Kh. 4	FFC000H	7С000н		
SA8 (16 Kbytes)	FFFFFFH	7FFFFн		

^{*:} The writer address is relative to the CPU address when data is programmed into flash memory by a parallel programmer. Programming and erasing by the general-purpose parallel programmer are www.DataSheet4Uexecuted based on writer addresses.

• Register list

Flash memory control	status re(bit -	` `	,	4	0	0	4	0	Initial Value
Address : 0000AE		6	5	4	3	2	<u> </u>	0	000Х0000в
Address . 0000AEH	1 INTE	RDYINT	WE	RDY	Reserved	Reserved	Reserved	Reserved	OOOXOOOB
	(R/W	(R/W)	(R/W)	(R)	(W)	(W)	(W)	(W)	

23. 4 Mbits flash memory

This section explains the flash memory built in the MB90F335A. Therefore, it is not applicable to evaluation ROM or MASK ROM.

The flash memory is located in bank FF in the CPU memory map.

• Function of flash memory

	Description
Memory capacity	4096 Kbits (512 Kbytes)
Memory configuration	512 Kwords × 8 bits/256 Kwords × 16 bits
Sector configuration	64 Kbytes × 6 + 32 Kbytes × 2 + 8 Kbytes × 4 + 16 Kbytes × 2
Sector protect function	Capable of setting up with a recommendation parallel writer
Program algorithm	Automatic program algorithm (Embedded Algorithm : Similar to MBM29LV400TC)
Operation command	 Compatibility with the JEDEC standard-type command Built-in function of erase pause/erasure resume Detection of programming/erasure completion using data polling and the toggle bit Capable of erasing data sector by sector (in arbitrary combination of sectors)
Program/Erase cycle	At least 10000 times guaranteed
How to program and erase memory	 Parallel programmer available for programming and erasure Write/erase operation with a dedicated serial writer Write/erase operation by program execution
Interrupt source	Programming/erasure completion sources
El ² OS supports	Not ready for expanded intelligent I/O service (EI2OS).

• Sector configuration of flash memory

Flash Memory	CPU address	Writer address *
SA0 (64 Kbytes)	F80000H	! 00000н
<i>Or to (0 : 1 to)</i>	F8FFFFH F90000H	'_ 0FFFFн - 10000н
SA1 (64 Kbytes)	F9FFFFH	1 1FFFFH
SA2 (64 Kbytes)	FA0000H	1 20000н
- C/ IE (0 1 1 to y 100)	FAFFFFH FB0000H	1 2FFFFн
SA3 (32Kbytes)	FB7FFFH	. 37FFFн
SA4 (8 Kbytes)	FB8000H	38000н
SA4 (6 Rbytes)	FB9FFFH	39FFFH
SA5 (8 Kbytes)	FBA000H	¦ 3A000н i 3BFFFн
CAG (16 Khytaa)	FBBFFFH FBC000H	3C000н
SA6 (16 Kbytes)	FBFFFFH	3FFFFн
SA7 (64 Kbytes)	FC0000	¦ 40000н ¦ 4FFFFн
040 (0414)	FCFFFF FD0000	1 4FFFFH 1 50000H
SA8 (64 Kbytes)	FDFFFF	ı <u>i</u> 5FFFFн
SA9 (64 Kbytes)	FE0000H	1 60000н
	FEFFFFH FF0000H	<u>. 6FFFFн</u> ¦ 70000н
SA10 (32 Kbytes)	FF7FFFH	, 77FFFн
SA11 (8 Kbytes)	FF8000H	¹ 78000н
	FF9FFFH FFA000H	<u>і 79FFFн</u> ! 7A000н
SA12 (8 Kbytes)	FEBFFFH	' <u> 7ВFFFн</u>
SA13 (16 Kbytes)	FFC000H	7C000H
	FFFFFH	' 7FFFFн

^{*:} The writer address is relative to the CPU address when data is programmed into flash memory by a www.DataSheet4Uparallel programmer. Programming and erasing by the general-purpose parallel programmer are executed based on writer addresses.

• Register list

Flash memory control	•	ster (FM	ICS)						Initial Malue
	oit 7	6	5	4	3	2	1	0	Initial Value
Address : 0000AE _H	INTE	RDYINT	WE	RDY	Reserved	Reserved	Reserved	Reserved	000Х0000в
	(R/W)	(R/W)	(R/W)	(R)	(W)	(W)	(W)	(W)	

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

Parameter	Symbol	Rating Min Max		Unit	Domonico
Parameter	Symbol			Unit	Remarks
	Vcc	Vss - 0.3	Vss + 4.0	V	
Power supply voltage*1	AVcc	Vss - 0.3	Vss + 4.0	V	Vcc ≥ AVcc*2
	AVRH	Vss - 0.3	Vss + 4.0	V	AVcc ≥ AVR ≥ 0 V*
		Vss - 0.3	Vss + 4.0	V	*4
Input voltage*1	Vı	Vss - 0.3	Vss + 6.0	V	N-ch open-drain (Withstand voltage 5 V I/O)*5
		- 0.5	Vss + 4.5	V	USB I/O
Output valta saxt	Vo	Vss - 0.3	Vss + 4.0	V	*4
Output voltage*1	Vo	- 0.5	Vss + 4.5	V	USB I/O
Maximum clamp current	ICLAMP	- 2.0	+2.0	mA	*6
Total maximum clamp current	Σ I _{CLAMP}	_	20	mA	*6
"I " lavel manyima mananta at a musant	lol1	_	10	mA	Other than USB I/C
"L" level maximum output current	lol2	_	43	mA	USB I/O*7
	lolav1	_	4	mA	*8
"L" level average output current	lolav2	_	15/4.5	mA	USB-IO (Full speed Low speed) *8
"L" level maximum total output current	Σ loL	_	100	mA	
"L" level average total output current	Σ lolav	_	50	mA	*9
"H" level maximum output current	І он1	_	– 10	mA	Other than USB I/C
taSheet4U.com	І он2	_	- 43	mA	USB I/O*7
	Iонаv1	_	- 4	mA	*8
"H" level average output current	lонаv2	_	-15/-4.5	mA	USB-IO (Full speed Low speed) *8
"H" level maximum total output current	ΣІон	_	- 100	mA	
"H" level average total output current	Σ lohav	_	- 50	mA	*9
Power consumption	Pd	_	340	mW	
Operating temperature	TA	- 40	+ 85	°C	
Storage temperature	Tstg	- 55	+ 150	°C	
Storage temperature	rsiy	– 55	+ 125	°C	USB I/O

^{*1 :} The parameter is based on $V_{SS} = AV_{SS} = 0.0 \text{ V}$.

(Continued)

^{*2 :} Be careful not to let AVcc exceed Vcc, for example, when the power is turned on.


^{*3 :} Be careful not to let AVRH exceed AVcc.

^{*4 :} V_I and V_O must not exceed Vcc + 0.3 V. However, if the maximum current to/from an input is limited by some means with external components, the I_{CLAMP} rating supersedes the V_I rating.

^{*5 :} Applicable to pins : P60 to P67, P96, PA0 to PA7, PB0 to PB4, UTEST

(Continued)

- *6: Applicable to pins: P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P70 to P77, P80 to P87, P90 to P95, PB5, PB6
 - Use within recommended operating conditions.
 - Use at DC voltage (current)
 - The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.
 - The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
 - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this may affect other devices.
 - Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
 - Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on reset.
 - Care must be taken not to leave the +B input pin open.
 - Note that analog system input/output pins other than P60 to P67, P96, PA0 to PA7, PB0 to PB4, DVP, DVM, HVP, HVM, UTEST, HCON
 - Sample recommended circuits:



- *7: A peak value of an applicable one pin is specified as a maximum output current.
- *8 : The average output current specifies the mean value of the current flowing in the relevant single pin during a period of 100 ms.
- *9: The average total output current specifies the mean value of the currents flowing in all of the relevant pins during a period of 100 ms.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

(Vss = AVss = 0.0 V)

Parameter	Symbol	Va	lue	Unit	Remarks		
Parameter	Syllibol	Min	Max	Oilit	nemarks		
		3.0	3.6	V	At normal operation (when using USB		
Power supply voltage	Vcc	2.7	3.6	V	At normal operation (when not using U		
		1.8	3.6	V	Hold state of stop operation		
	VIH	0.7 Vcc	Vcc + 0.3	V	CMOS input pin		
	V _{IHS1}	0.8 Vcc	Vcc + 0.3	V	CMOS hysteresis input pin		
Input "H" voltage	V _{IHS2}	0.8 Vcc	Vss + 5.3	V	N-ch open-drain (Withstand voltage of 5 V I/O)*		
	Vінм	Vcc - 0.3	Vcc + 0.3	V	MD pin input		
	VIHUSB	2.0	Vcc + 0.3	V	USB pin input		
	VIL	Vss - 0.3	0.3 Vcc	V	CMOS input pin		
Input "L" voltage	VILS	Vss - 0.3	0.2 Vcc	V	CMOS hysteresis input pin		
iliput L voltage	VILM	Vss - 0.3	Vss + 0.3	V	MD pin input		
	VILUSB	Vss	0.8	V	USB pin input		
Differential input sensitivity	VDI	0.2	_	V	USB pin input		
Differential common mode input voltage range	Vсм	0.8	2.5	V	USB pin input		
Operating	TA	- 40	+ 85	°C	When not using USB		
temperature	IA	0	+ 70	°C	When using USB		

^{*:} Applicable to pins: P60 to P67, P96, PA0 to PA7, PB0 to PB4, UTEST

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

> Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

3. DC Characteristics

(Vcc = AVcc = 3.3 V \pm 0.3 V, Vss = AVss = 0.0 V, Ta = - 40 °C to + 85 °C)

Davamatav	Sym-	Din name	Canditions		Value		11	Remarks
Parameter	bol	Pin name	Conditions	Min	Тур	Max	Unit	Remarks
Output "H" voltage	Vон	Output pins other than P60 to P67, P96, PA0 to PA7, PB0 to PB4, HVP, HVM, DVP, DVM	Iон = - 4.0 mA	Vcc - 0.5	_	Vcc	٧	
		HVP, HVM, DVP, DVM	$R_L=15~k\Omega\pm5\%$	2.8		3.6	V	
Output "L"	Vol	Output pins other than HVP, HVM, DVP, DVM	I _{OL} = 4.0 mA	Vss		Vss + 0.4	V	
voltage		HVP, HVM, DVP, DVM	$R_L = 1.5 \text{ k}\Omega \pm 5\%$	0		0.3	V	
Input leak current	Iι∟	Output pins other than P60 to P67, P96, PA0 to PA7, PB0 to PB4, HVP, HVM, DVP, DVM	Vcc = 3.3 V, Vss < Vı < Vcc	- 10	_	+ 10	μΑ	
		HVP, HVM, DVP, DVM	_	- 5	_	+ 5	μΑ	
Pull-up resistance	RPULL	P00 to P07, P10 to P17	Vcc = 3.3 V, T _A = + 25 °C	25	50	100	kΩ	
Open drain output current	ILIOD	P60 to P67, P96, PA0 to PA7, PB0 to PB4	_	_	0.1	10	μΑ	
			Vcc = 3.3 V, Internal frequency 24 MHz,		75	85	mA	MB90F334 MB90F335
	Icc		At normal operating At USB operating (USTP = 0)	_	65	75	mA	MB90333A
ataSheet4U.cor			Vcc = 3.3 V, Internal frequency 24 MHz,		70	80	mA	MB90F334 MB90F335
			At normal operating At non-operating USB (USTP = 1)	_	60	70	mA	MB90333A
Power supply current	Iccs	Vcc	Vcc = 3.3 V, Internal frequency 24 MHz, At sleep mode		27	40	mA	
	Істѕ		Vcc = 3.3 V, Internal frequency 24 MHz, At timer mode		3.5	10	mA	
	ICIS		Vcc = 3.3 V, Internal frequency 3 MHz, At timer mode	_	1	2	mA	
	Iccl		Vcc = 3.3 V, Internal frequency 8 kHz, At sub clock operation, (T _A = +25 °C)	_	25	150	μΑ	

(Continued)

(Continued)

(Vcc = AVcc = 3.3 V \pm 0.3 V, Vss = AVss = 0.0 V, Ta = - 40 °C to + 85 °C)


Parameter	arameter Sym-		Conditions		Value		Unit	Remarks
raiailletei	bol	Fill Hallie	Conditions	Min	Тур	Max	Oilit	nemarks
Power	lccLS Power		$Vcc = 3.3 \text{ V},$ Internal frequency 8 kHz, At sub clock, At sleep operating, $(T_A = +25 \text{ °C})$	_	10	50	μА	
supply current	Ісст	Vcc	$V_{\rm CC} = 3.3 \text{ V},$ Internal frequency 8 kHz, Watch mode, $(T_{\rm A} = +25 ^{\circ}\text{C})$	_	1.5	40	μА	
	Іссн		$T_A = +25 ^{\circ}C$, At stop	_	1	40	μА	
Input capacitance	Cin	Other than AVcc, AVss, Vcc, Vss	_	_	5	15	pF	
Pull-up resistor	Rup	RST	_	25	50	100	kΩ	
USB I/O output impedance	Zusb	DVP, DVM HVP, HVM	_	3	_	14	Ω	

Note: P60 to P67, P96, PA0 to PA7, and PB0 to PB4 are N-ch open-drain pins usually used as CMOS.

4. AC Characteristics (1)Clock input timing


(Vcc = AVcc = 3.3 V \pm 0.3 V, Vss = AVss = 0.0 V, Ta = - 40 °C to + 85 °C)

Parameter	Sym-	Pin name		Value		Unit	Remarks
i diametei	bol	I III IIailie	Min	Тур	Max	Oiiit	Hemarks
	fсн	X0, X1		6		MHz	When oscillator is used
Clock frequency	ICH	Λυ, Λι	6		24	MHz	External clock input
	fcL	X0A, X1A	_	32.768	—	kHz	
	thcyl	X0, X1	_	166.7	_	ns	When oscillator is used
Clock cycle time	IHCYL	Λυ, Λ1	166.7	—	41.7	ns	External clock input
	tLCYL	X0A, X1A	_	30.5	_	S	
Input clock pulse width	Pwh PwL	X0	10			ns	A reference duty ratio is 30% to 70%.
Imput clock pulse width	P _{WHL} P _{WLL}	X0A		15.2	_	s	
Input clock rise time and fall time	tcr tcf	X0			5	ns	At external clock
Internal operating clock	fcp	_	3	_	24	MHz	When main clock is used
frequency	fcpl	_	—	8.192		kHz	When sub clock is used
Internal operating clock	t CP	_	42	—	333	ns	When main clock is used
cycle time	t CPL	_	_	122.1		S	When sub clock is used




• PLL operation guarantee range

Relation between power supply voltage and internal operation clock frequency




Note: When the USB is used, operation is guaranteed at voltages between 3.0 V and 3.6 V.

Relation between internal operation clock frequency and external clock frequency



External clock Fc (MHz)

The AC standards assume the following measurement reference voltages.




(2)Clock output timing

 $(V_{SS} = AV_{SS} = 0.0 \text{ V}, T_A = -40 \, ^{\circ}\text{C to} + 85 \, ^{\circ}\text{C})$

Parameter	Symbol	Din nama	Conditions	Va	lue	Unit	Remarks	
Parameter	Symbol	Pin name	Conditions	Min	Max	Offic		
Cycle time	tcyc	CLK	_	t cp	_	ns		
				tcp/2 - 15	tcp/2 + 15	ns	At fcp = 24 MHz	
CLK↑→CLK↓	tchcl	CLK	Vcc = 3.0 V to 3.6 V	tcp/2 - 20	tcp/2 + 20	ns	At fcp = 12 MHz	
				tcp/2 - 64	tcp/2 + 64	ns	At fcp = 6 MHz	

Note: tcp: Refer to "(1) Clock input timing".




(3) Reset

(Vcc = AVcc = 3.3 V \pm 0.3 V, Vss = AVss = 0.0 V, Ta = -40 °C to +85 °C)


Parameter	Parameter Symbol Pin name Conditions Min		Conditions				Remarks	
Farameter			Max	Unit	nemarks			
Reset input time	eset input time trast RST —		500	_	ns	At normal operating, At time base timer mode, At main sleep mode, At PLL sleep mode		
neset input time	tHSTL	NO1	st —	Oscillation time of oscillator* + 500 ns		μs	At stop mode, At sub clock mode, At sub sleep mode, At watch mode	

^{* :} Oscillation time of oscillator is the time that the amplitude reaches 90%. It takes several milliseconds to several dozens of milliseconds on a crystal oscillator, several hundreds of microseconds to several milliseconds on a ceramic oscillator, and 0 milliseconds on an external clock.






• During stop mode, sub clock mode, sub-sleep mode and watch mode



(4) Power-on reset

(Vcc = AVcc = 3.3 V
$$\pm$$
 0.3 V, Vss = AVss = 0.0 V, T_A = $-$ 40 °C to +85 °C)

Parameter	Symbol	Din nama	Conditions -	Va	lue	Unit	Remarks	
raiailletei	Syllibol	Fili lialile	Conditions	Min	Max	Oilit	Hemarks	
Power supply rising time	t _R	Vcc		0.05	30	ms		
Power supply shutdown time	toff	Vcc	_	1	_	ms	Waiting time until power-on	




Notes: • Vcc must be lower than 0.2 V before the power supply is turned on.

- The above standard is a value for performing a power-on reset.
- In the device, there are internal registers which is initialized only by a power-on reset.

 When the initialization of these items is expected, turn on the power supply according to the standards.
- Sudden change of power supply voltage may activate the power-on reset function.

 When changing the power supply voltage during operation as illustrated below, voltage fluctuation should be minimized so that the voltage rises as smoothly as possible. When raising the power, do not use PLL clock. However, if voltage drop is 1 V/s or less, use of PLL clock is allowed during operation.



(5) UART0, UART1, UART2, UART3 I/O extended serial timing


 $(Vcc = AVcc = 3.3 \text{ V} \pm 0.3 \text{ V}, Vss = AVss = 0.0 \text{ V}, T_A = -40 ^{\circ}\text{C to} + 85 ^{\circ}\text{C})$

Parameter	Cymbol	Pin name	Conditions	Va	lue	Unit
Parameter	Symbol	Pili lialile	Conditions	Min	Max	Offic
Serial clock cycle time	tscyc	SCKx		8 tcp	_	ns
SCK↓→SOT delay time	tslov	SCKx, SOTx	Internal shift clock	- 80	+ 80	ns
Valid SIN→SCK↑	tıvsн	SCKx, SINx	mode output pin is : $C_L = 80 \text{ pF} + 1 \text{TTL}$	100	_	ns
SCK↑→valid SIN hold time	tsнıх	SCKx, SINx		60	_	ns
Serial clock H pulse width	t shsl	SCKx, SINx		4 tcp	_	ns
Serial clock L pulse width	t slsh	SCKx, SINx		4 tcp	_	ns
SCK↓→SOT delay time	tslov	SCKx, SOTx	External shift clock mode output pin is:	_	150	ns
Valid SIN→SCK↑	tıvsн	SCKx, SINx	C _L = 80 pF + 1TTL	60	_	ns
SCK↑→valid SIN hold time	tsнıx	SCKx, SINx		60		ns

Notes: • Above rating is the case of CLK synchronous mode.

• C_L is a load capacitance value on pins for testing.

• tcp: Refer to "(1) Clock input timing".



(6) I²C timing

(Vcc = AVcc = 3.3 V \pm 0.3 V, Vss = AVss = 0.0 V, Ta = - 40 °C to + 85 °C)


Parameter	Symbol	Conditions	Va	lue	Unit
Parameter	Syllibol	Conditions	Min	Max	Ullit
SCL clock frequency	fscL		0	100	kHz
(Repeat) [start] condition hold time SDA $\downarrow \rightarrow$ SCL \downarrow	t HDSTA	Power-supply voltage of external pull-up resistor at 5.0 V.	4.0		μs
SCL clock "L" width	tLOW	$R = 1.2 \text{ k}\Omega$, $C = 50 \text{ pF}^{*2}$ Power-supply voltage of external pull-up	4.7	_	μs
SCL clock "H" width	t HIGH		4.0	_	μs
Repeat [start] condition setup time SCL \uparrow \rightarrow SDA \downarrow	t susta	resistor at 3.6 V. R = 1.0 k Ω , C = 50 pF* ²	4.7	_	μs
Data hold time $SCL \downarrow \rightarrow SDA \downarrow \uparrow$	t hddat		0	3.45*3	μs
Data setup time	tsudat	Power-supply voltage of external pull-up resistor at 5.0 V. fcp*1 \leq 20 MHz, R = 1.2 k Ω , C = 50 pF*2 Power-supply voltage of external pull-up resistor at 3.6 V. fcp*1 \leq 20 MHz, R = 1.0 k Ω , C = 50 pF*2	250*4	_	nc
SDA ↓↑ → SCL↑	tsudat	Power-supply voltage of external pull-up resistor at 5.0 V. fcp*1 > 20 MHz, R = 1.2 k Ω , C = 50 pF*2 Power-supply voltage of external pull-up resistor at 3.6 V. fcp*1 > 20 MHz, R = 1.0 k Ω , C = 50 pF*2	200*4	_	ns
[Stop] condition setup time SCL ↑ → SDA ↑	tsusто	Power-supply voltage of external pull-up resistor at 5.0 V.	4.0	_	μs
Bus free time between [stop] condition and [start] condition	t BUS	R = 1.2 kΩ, C = 50 pF* ² Power-supply voltage of external pull-up resistor at 3.6 V. R = 1.0 kΩ, C = 50 pF* ²	4.7	_	μs

^{*1 :} fcp is internal operating clock frequency. Refer to " (1) Clock input timing".


^{*2:} R and C are pull-up resistance of SCL and SDA lines and load capacitance.

^{*3:} The maximum thddat only has to be met if the device does not stretch the "L" width (tLow) of the SCL signal.

^{*4 :} Refer to "• Note of SDA, SCL set-up time".



Note: The rating of the input data set-up time in the device connected to the bus cannot be satisfied depending on the load capacitance or pull-up resistor. Be sure to adjust the pull-up resistor of SDA and SCL if the rating of the input data set-up time cannot be satisfied.




(7) Timer input timing

(Vcc = AVcc = 3.3 V \pm 0.3 V, Vss = AVss = 0.0 V, Ta = -40 °C to + 85 °C)

Parameter	Symbol	Pin name	Conditions	Va	Unit	
Parameter	Symbol Pin name		Conditions	Min	Max	Oilit
Input pulse width	tтıwн tтıwL	FRCK, INx, TINx, PWC	_	4 tcp	_	ns


Note: tcp: Refer to "(1) Clock input timing".



(8) Timer output timing

 $(V_{CC} = AV_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, V_{SS} = AV_{SS} = 0.0 \text{ V}, T_A = -40 ^{\circ}\text{C} \text{ to} + 85 ^{\circ}\text{C})$

Parameter	Symbol	Pin name	Conditions	Va	Unit		
raiailletei	Syllibol	Pin name Conditions		Min	Max	Oille	
CLK↑→Touт change time		TOTx,					
PPG0 to PPG5 change time	t TO	PPGx,	_	30	_	ns	
OUT0 to OUT3 change time		OUTx					




(9) Trigger input timing

(Vcc = AVcc = 3.3 V \pm 0.3 V, Vss = AVss = 0.0 V, Ta = -40 °C to +85 °C)

Parameter	Symbol	Pin name	Conditions		lue	Unit	Remarks	
Farameter	Syllibol	riii ilaille	Conditions	Min	Max	o i i		
Input pulse width	ttrgh ttrgl	INTx, ADTG	_	5 tcp	_	ns	At normal operating	
				1		μs	In Stop mode	

Note: tcp: Refer to "(1) Clock input timing".




(10) Bus read timing

(Vcc = AVcc = 3.3 V \pm 0.3 V, Vss = AVss = 0.0 V, Ta = 0 °C to + 70 °C)

Doromotor	Sym- bol	Pin name	Conditions	$v \pm 0.3 \text{ V}, \text{ Vss} = \text{AVss} = 0.0 \text{ V}$ Value			
Parameter				Min	Max	Unit	Remarks
				tcp/2 - 15	_	ns	At fcp = 24 MHz
ALE pulse width	t LHLL	ALE		tcp/2 - 20	_	ns	At fcp = 12 MHz
				tcp/2 - 35	_	ns	At $f_{cp} = 6 \text{ MHz}$
Valid address→ALE↓time	tavll	Address, ALE	_	tcp/2 - 17	_	ns	
Valid addicess // (EEVIIII)	CAVLL			tcp/2 - 40		ns	At $f_{cp} = 6 \text{ MHz}$
ALE↓→Address valid time	tLLAX	ALE, Address	_	t _{CP} /2 - 15	_	ns	
Valid address→RD↓time	tavrl	RD, Address		tcp - 25	_	ns	
Valid address→valid data	tavdv	Address/ data	_	_	5 tcp/2 - 55	ns	
input				_	5 tcp/2 - 80	ns	At fcp = 6 MHz
RD pulse width	trlrh	RD	_	3 tcp/2 - 25	_	ns	At $f_{cp} = 24 \text{ MHz}$
Tib paise wiatii				3 tcp/2 - 20	_	ns	$At \: f_{\text{cp}} = 12 \: MHz$
RD↓→valid data input	tRLDV	RD, Data	_	_	3 tcp/2 - 55	ns	
Tib v /vana data input				_	3 tcp/2 - 80	ns	At $f_{cp} = 6 \text{ MHz}$
RD↓→data hold time	t RHDX	RD, Data	_	0	_	ns	
RD↑→ALE↑time	trhlh	RD, ALE	_	tcp/2 - 15	_	ns	
RD↑→address valid time	trhax	Address, RD		tcp/2 - 10	_	ns	
Valid address→CLK↑time	tavch	Address, CLK	_	tcp/2 - 17	_	ns	
RD↓→CLK↑time	trlch	RD, CLK	_	tcp/2 - 17	_	ns	
ALE↓→RD↓time	tulrl	RD, ALE	_	tcp/2 - 15		ns	

Note: tcp: Refer to "(1) Clock input timing".




(11) Bus write timing

(Vcc = AVcc = 3.3 V \pm 0.3 V, Vss = AVss = 0.0 V, T_A = 0 °C to + 70 °C)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Domostro
				Min	Max	Uill	Remarks
Valid address→WR↓ time	tavwl	Address, WR	_	tcp - 15	_	ns	
WR pulse width	twLwH	WRL, WRH	_	3 tcp/2 - 25		ns	At fcp = 24 MHz
			_	3 tcp/2 - 20		ns	At fcp = 12 MHz
Valid data output→WR↑ time	tоvwн	Data, WR	_	3 tcp/2 - 15	_	ns	
WR↑→data hold time	twнox	WR, Data	_	10		ns	At fcp = 24 MHz
			_	20		ns	At fcp = 12 MHz
			_	30	_	ns	At fcp = 6 MHz
WR↑→address valid time	twhax	WR, Address	_	tcp/2 - 10	_	ns	
WR↑→ALE↑time	twhlh	WR, ALE	_	tcp/2 - 15		ns	
WR↓→CLK↑time	twlch	WR, CLK	_	tcp/2 - 17		ns	


Note: tcp: Refer to "(1) Clock input timing".



(12) Ready input timing

(Vcc = AVcc = 3.3 V \pm 0.3 V, Vss = AVss = 0.0 V, Ta = 0 °C to + 70 °C)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max	Oilit	nemarks
RDY set-up time	tпүнs	RDY	_	35	_	ns	
				70		ns	f _{cp} = 6 MHz
RDY hold time	tпунн			0		ns	




(13) Hold timing

(Vcc = AVcc = 3.3 V
$$\pm$$
 0.3 V, Vss = AVss = 0.0 V, Ta = 0 °C to + 70 °C)

Parameter	Symbol	Pin name	Conditions	Va	Unit	
Farameter	Syllibol	Pili lialile	Conditions	Min	Max	Oilit
$\overline{Pin\;floating\to\overline{HAK}\downarrowtime}$	txhal	HAK	_	30	t cp	ns
$\overline{HAK} \downarrow \to pin \ valid \ time$	t hahv	HAK	_	t cp	2 tcp	ns

Notes : • It takes one cycle or more for $\overline{\text{HAK}}$ to change after the HRQ pin is captured.

• tcp: Refer to "(1) Clock input timing".



5. Electrical Characteristics for the A/D Converter

(Vcc = AVcc = 3.3 V \pm 0.3 V, Vss = AVss = 0.0 V, TA = - 40 °C to + 85 °C)

Parameter	Sym-	Pin name	Value				Remarks
Parameter	bol	Pili lialile	Min Typ I		Max	Unit	nemarks
Resolution	_	_	_	_	10	bit	
Total error	_	_	_	_	± 3.0	LSB	
Nonlinear error	_		_	_	± 2.5	LSB	
Differential linear error	_	_	_	_	± 1.9	LSB	
Zero transition voltage	Vот	AN0 to AN15	AVss – 1.5 LSB	AVss + 0.5 LSB	AVss + 2.5 LSB	٧	1 LSB = (AVRH –
Full-scale transition voltage	V _{FST}	AN0 to AN15	AVRH – 3.5 LSB	AVRH – 1.5 LSB	AVRH + 0.5 LSB	V	AVss)/1024
Conversion time	_	_		176 tcp*1	_	ns	
Sampling time	_	_		64 tcp*1	_	ns	
Analog port input current	lain	AN0 to AN15	_	_	10	μА	
Analog input voltage	Vain	AN0 to AN15	0	_	AVRH	٧	
Reference voltage	_	AVRH	2.7	_	AVcc	V	
Power supply	lΑ	AVcc	_	1.4	3.5	mA	
current	Іан	AVcc		_	5	μΑ	*2
Reference voltage	lR	AVRH		95	170	μΑ	
supplying current	I _{RH}	AVRH			5	μΑ	*2
Interchannel disparity		AN0 to AN15	_	_	4	LSB	

^{*1 :} tcp : Refer to " 4. AC Characteristics (1) Clock input timing".


110 FUĴĬTSU DS07-13734-6E

 $\mathbb{W} \ \mathbb{W} \ \mathbb{W}$


^{*2:} The current when the CPU is in stop mode and the A/D converter is not operating (For Vcc = AVcc = AVRH = 3.3 V).

Notes:

- About the external impedance of the analog input and its sampling time
 - A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision.



• To satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the resistor value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value.



• If the sampling time cannot be sufficient, connect a capacitor of about 0.1 μF to the analog input pin.

About errors

As AVRH becomes smaller, values of relative errors grow larger.

A/D Converter Glossary

Resolution: Analog changes that are identifiable with the A/D converter.

Linearity error : The deviation of the straight line connecting the zero transition point


("00 0000 0000" \leftrightarrow "00 0000 0001") with the full-scale transition point ("11 1111 1110" \leftrightarrow "11 1111 1111") from actual conversion characteristics.

Differential linearity error: The deviation of input voltage needed to change the output code by 1 LSB from the

theoretical value.


Total error: The total error is defined as a difference between the actual value and the theoretical

value, which includes zero-transition error/full-scale transition error and linearity error.



(Continued)

(Continued)




6. USB characteristics

(Vcc = AVcc = 3.3 V \pm 0.3 V, Vss = AVss = 0.0 V, Ta = 0 °C to + 70 °C)


Parameter		Sym-	Value		Unit	Remarks
		bol	Min	Max	Oille	Hemarks
	Input High level voltage		2.0	_	V	
Input	Input Low level voltage		_	0.8	V	
characteristics	Differential input sensitivity	VDI	0.2	_	V	
	Differential common mode range	Vсм	0.8	2.5	V	
	Output High level voltage	Vон	2.8	3.6	V	Іон = – 200 μА
Output characteristics	Output Low level voltage	Vol	0.0	0.3	V	IoL = 2 mA
	Cross over voltage	Vcrs	1.3	2.0	V	
	Rise time	trr	4	20	ns	Full Speed
		t LR	75	300	ns	Low Speed
	Fall time a	tff	4	20	ns	Full Speed
	Fall time	tlf	75	300	ns	Low Speed
	Disinguífalling times motobing	t RFM	90	111.11	%	(Tfr/Tff)
	Rising/falling time matching	t RLM	80	125	%	(Tlr/Tlf)
	Output impedance	ZDRV	28	44	Ω	Including Rs = 27 Ω
Series resistance		Rs	25	30	Ω	Recommended value = 27Ω at using USB*

^{*:} Arrange the series resistance Rs values in order to set the impedance value within the output impedance ZSRV.


• Data signal timing (Full Speed)




• Data signal timing (Low Speed)



• Load condition (Full Speed)



• Load condition (Low Speed)



7. Flash memory write/erase characteristics


Parameter	Condition	Value			Unit	Remarks
Parameter	Condition	Min	Тур	Max	Onit	nemarks
Sector erase time		_	1	15	s	Excludes 00 _H programming prior to erasure.
Chip erase time	$T_A = +25 ^{\circ}C$ $V_{CC} = 3.0 V$	_	9	_	S	*:MB90F334A (384 Kbytes) Excludes 00 _H programming prior to erasure.
		_	14	_		*:MB90F335A (512 Kbytes) Excludes 00 _H programming prior to erasure.
Word (16-bit width) programming time		_	16	3600	μs	Except for over head time of system level
Programming/erase cycle		10000	_		cycle	
Flash memory data retaining period	Average T _A = +85 °C	20	_		year	*


^{*:} This value comes from the technology qualification. (using Arrhenius equation to translate high temperature measurements into normalized value at + 85 °C)

■ ORDERING INFORMATION

Part number	Package	Remarks
MB90F334APMC1 MB90F335APMC1 MB90333APMC1	120-pin plastic LQFP (FPT-120P-M24)	
MB90F334APMC MB90F335APMC MB90333APMC	120-pin plastic LQFP (FPT-120P-M21)	
MB90V330A	299-pin ceramic PGA (PGA-299C-A01)	For evaluation

■ PACKAGE DIMENSIONS







Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/

(Continued)

(Continued)






Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/


■ MAIN CHANGES IN THIS EDITION

Page	Section	Change Results
5	■ PACKAGES AND PRODUCT MODELS	Changed the status; Under development -> ○
20	■ MEMORY MAP	Changed the note.
86	■ PERIPHERAL RESOURCES 22. 3 Mbits flash memory • Register list	For LPM1 and LPM0, changed to Reserved, and changed R/W to W.
88	23. 4 Mbits flash memory • Register list	
117	■ ORDERING INFORMATION	Added the part number; MB90F335APMC1

The vertical lines marked in the left side of the page show the changes.







FUJITSU MICROELECTRONICS LIMITED

Shinjuku Dai-Ichi Seimei Bldg., 7-1, Nishishinjuku 2-chome,

Shinjuku-ku, Tokyo 163-0722, Japan Tel: +81-3-5322-3347 Fax: +81-3-5322-3387

http://jp.fujitsu.com/fml/en/

For further information please contact:

North and South America

http://www.fma.fujitsu.com/

FUJITSU MICROELECTRONICS AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/microelectronics/

Korea

FUJITSU MICROELECTRONICS KOREA LTD. 206 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fmk/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel: +65-6281-0770 Fax: +65-6281-0220 http://www.fmal.fujitsu.com/

FUJITSU MICROELECTRONICS SHANGHAI CO., LTD. Rm. 3102, Bund Center, No.222 Yan An Road (E), Shanghai 200002, China
Tel: +86-21-6146-3688 Fax: +86-21-6335-1605

FUJITSU MICROELECTRONICS PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road,

Tsimshatsui, Kowloon, Hong Kong Tel: +852-2377-0226 Fax: +852-2376-3269

http://cn.fujitsu.com/fmc/en/

http://cn.fujitsu.com/fmc/

Specifications are subject to change without notice. For further information please contact each office.

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Business & Media Promotion Dept.

www.D