

FR60 MB91460 Series 32-bit Microcontroller Datasheet

MB91461 is a line of the general-purpose 32-bit RISC microcontrollers designed for embedded control applications such as consumer devices and vehicle system, which require high-speed real-time processing. MB91461 uses the FR60 CPU compatible with the FR family* CPUs.

MB91461 contains the LIN-UART and CAN controller.

Features

FR60 CPU

- 32-bit RISC, load/store architecture, five-stage pipeline
- Maximum operating frequency : 80 MHz
(oscillation frequency 20 MHz, 4 multiplier (PLL clock multiplication method))
- 16-bit fixed-length instructions (basic instructions)
- Instruction execution speed : 1 instruction per cycle
- Instructions including memory-to-memory transfer, bit manipulation instructions, and barrel shift instructions: Instructions suitable for embedded applications
- Function entry/exit instructions and register data multi load store instructions: Instructions supporting C language
- Register interlock function : Facilitating assembly-language coding
- Built-in multiplier with instruction-level support
Signed 32-bit multiplication: 5 cycles
Signed 16-bit multiplication: 3 cycles
- Interrupt (PC/PS saving) : 6 cycles (16 priority levels)
- Harvard architecture enabling simultaneous execution of both program access and data access
- Instructions compatible with the FR family

■ Internal peripheral resources


- MB91461 does not contain the ROM and flash memory.
- Internal RAM capacity : Instruction cache 4 Kbytes + 64 Kbytes (Instruction/data common RAM)
- General-purpose port : Maximum 72 ports
- DMAC (DMA Controller)
 - Maximum of 5 channels for simultaneous operation is possible. (1 channel for external-to-external)
 - 3 transfer sources (external pin/internal peripheral/software)
 - Activation source can be selected using software.
 - Addressing mode with 32-bit full address indication (increment/decrement/fixed)
 - Transfer mode (demand transfer/burst transfer/step transfer/block transfer)
 - Fly-by transfer support (between external I/O and memory)
 - Transfer data size selection 8/16/32-bit
 - Multi-byte transfer enabled (by software)
 - DMAC descriptor in I/O areas (200_{H} to 240_{H} , 1000_{H} to 1024_{H})
- A/D converter (sequential comparison)
 - 10-bit resolution: 13 channels
 - Conversion time: 1 μs (peripheral macro operation clock at 16.67 MHz)
- External interrupt input: 16 channels
 - Pins shared with RX pins of CAN0 and CAN1
- Bit search module (for REALOS)
 - Function of searching for the first "0" data/ "1" data/change bit position in 1 word from the MSB (upper bit)
- LIN-UART (full duplex double buffer): 7 channels
 - Clock synchronous/asynchronous selectable
 - Sync-break detection
 - Internal dedicated baud rate generator
- I²C bus interface (400 kbps supported): 3 channels
 - Master/slave sending and receiving
 - Arbitration function, clock synchronization function
- CAN controller (C-CAN) : 2 channels
 - Maximum transfer speed : 1 Mbps
 - 32 sent/received message buffers
- 16-bit PPG timer : 8 channels
- 16-bit reload timer : 5 channels

- ❑ 16-bit free-run timer : 4 channels (1 channel each for ICU and OCU)
- ❑ Input capture : 4 channels (work with free-run timer)
- ❑ Output compare : 4 channels (work with free-run timer)
- ❑ Watchdog timer
 - Watchdog reset output pin available
- ❑ Real-time clock
- ❑ Low-power consumption mode: Sleep/stop/shutdown mode function
- Package : LQFP-176 (FPT-176P-M07)
- CMOS 0.18 μ m technology
- 3 V/5 V power supplies [Internal logic is kept at 1.8 V by step-down circuit, some I/Os have the withstand voltage of 5.0 V]
- Operating temperature range : between -40°C and $+85^{\circ}\text{C}$

Contents

Pin Assignment	4
Pin Description	5
I/O Circuit Type	11
Handling Devices	15
Notes On Debugger	16
DSU4 (ICE) Dedicated Connection Pins	17
Block Diagram	20
CPU and Control Unit	21
Mode Setting	27
Memory Space	29
I/O Map	30
Interrupt Source Table	51
Electrical Characteristics	56
Absolute maximum rating	56
Recommended operating conditions	58
DC characteristics	59
AC characteristics	64
Clock timing	64
Clock output timing	64
Reset input ratings	65
Interrupt characteristics for recover from shutdown ..	65
Normal bus access read/write operation	66
Ready input timing	68
Hold timing	68
LIN-UART timing	69
DMA controller timing	71
Free-run timer clock	72
Trigger input timing	72
A/D converter	73
Electrical characteristics	73
Cautions Relating to the A/D Converter	74
Definition of A/D converter terms	75
Ordering Information	77
Package Dimension	78
Major Changes	79

1. Pin Assignment



Note : (1) to (3) are 3.3 V/5 V pin supported pin, and can set 3.3 V and 5 V to the voltage in each block. I²C pin in (1) can be inputted at 5 V power supply. However, 3.3 V of the input threshold value is used as the standard value regardless of the power supply voltage. If 5 V is set in (1) or (2), also set 5 V to (3).

2. Pin Description

Pin no.	Pin name	I/O	I/O circuit type*	Function
2	P24_2	I/O	D	General-purpose input/output port
	INT2			External interrupt input pin
3	P24_3	I/O	D	General-purpose input/output port
	INT3			External interrupt input pin
4	P22_6	I/O Open Drain	C	General-purpose input/output port
	SDA1			I ² C bus data input/output pin
	INT15			External interrupt input pin
5	P22_7	I/O Open Drain	C	General-purpose input/output port
	SCL1			I ² C bus clock input/output pin
6	P24_4	I/O Open Drain	C	General-purpose input/output port
	SDA2			I ² C bus data input/output pin
	INT4			External interrupt input pin
7	P24_5	I/O Open Drain	C	General-purpose input/output port
	SCL2			I ² C bus clock input/output pin
	INT5			External interrupt input pin
8	DREQ0	I	H	DMA external transfer request input
9	DACK0	O	H	DMA external transfer acknowledge output
10	DEOP0	O	H	DMA external transfer EOP (End of Process) output
15	<u>CS4</u>	O	H	Chip select 4 output
16	<u>CS3</u>	O	H	Chip select 3 output
17	<u>CS2</u>	O	H	Chip select 2 output
18	<u>CS1</u>	O	H	Chip select 1 output
19	<u>CS0</u>	O	H	Chip select 0 output
20	IORD	O	H	Read strobe output at DMA fly-by transfer
21	IOWR	O	H	Write strobe output at DMA fly-by transfer
22	RDY	I	H	External ready input
23	BRQ	I	H	External bus open request input
24	<u>BGRNT</u>	O	H	External bus open acknowledge output
25	<u>RD</u>	O	H	External read strobe output
26	<u>WR0</u>	O	H	External write strobe output
27	<u>WR1</u>	O	H	External write strobe output
28	SYSCLK	O	H	System clock output
29	<u>AS</u>	O	H	Address strobe output
33	X0	—	G	Clock (oscillation) input
34	X1	—	G	Clock (oscillation) output

(Continued)

Pin no.	Pin name	I/O	I/O circuit type*	Function
36 to 43, 46 to 53	D16 to D31	I/O	H	External data bus signal
54 to 56, 59 to 72, 75 to 81	A00 to A23	O	H	External address bus signal
82	<u>NMI</u>	I	H	NMI (Non Maskable Interrupt) input
83	P16_7	I/O	H	General-purpose input/output port
	ATG			A/D converter external trigger input
84 to 87	P17_4 to P17_7	I/O	H	General-purpose input/output ports
	PPG4 to PPG7			PPG timer output pins
90 to 93	ICD0 to ICD3	I/O	H	Data input/output pins for development tool
94 to 96	ICS0 to ICS2	O	H	Status output pins for development tool
97	ICLK	O	I	Clock output pin for development tool
98	BREAK	I	H	Break input pin for development tool
99	<u>WDRESET</u>	O	J	Watchdog reset output pin
100 to 107	P29_0 to P29_7	I/O	F	General-purpose input/output ports
	AN0 to AN7			Analog input pins for A/D converter
108 to 112	P28_0 to P28_4	I/O	F	General-purpose input/output ports
	AN8 to AN12			Analog input pins for A/D converter
116, 117	P24_0, P24_1	I/O	D	General-purpose input/output ports
	INT0, INT1			External interrupt input pins. Can be used as a return source from shutdown.
118	P22_4	I/O Open Drain	C	General-purpose input/output port
	SDA0			I ² C bus data input/output pin
	INT14			External interrupt input pin
119	P22_5	I/O Open Drain	C	General-purpose input/output port
	SCL0			I ² C bus clock input/output pin
120	P24_6	I/O	D	General-purpose input/output port
	INT6			External interrupt input pin. Can be used as a return source from shutdown.
121	P24_7	I/O	D	General-purpose input/output port
	INT7			External interrupt input pin. Can be used as a return source from shutdown.

(Continued)

Pin no.	Pin name	I/O	I/O circuit type*	Function
122	P23_0	I/O	D	General-purpose input/output port
	RX0			RX input pin of CAN0
	INT8			External interrupt input pin. Can be used as a return source from shutdown.
123	P23_1	I/O	D	General-purpose input/output port
	TX0			TX output pin of CAN0
124	P23_2	I/O	D	General-purpose input/output port
	RX1			RX input pin of CAN1
	INT9			External interrupt input pin. Can be used as a return source from shutdown.
125	P23_3	I/O	D	General-purpose input/output port
	TX1			TX output pin of CAN1
126	MD3	I	A	Mode setting pins
127	MD2	I	A	
128	MD1	I	A	
129	MD0	I	B	
130	<u>TRST</u>	I	E	Reset input pin for development tool
131	<u>INIT</u>	I	B	External reset input
134	P21_0	I/O	D	General-purpose input/output port
	SIN0			Data input pin of UART0
135	P21_1	I/O	D	General-purpose input/output port
	SOT0			Data output pin of UART0
136	P21_2	I/O	D	General-purpose input/output port
	SCK0			Clock input/output pin of UART0
	FRCK0			External clock input pin of free-run timer0
137	P21_4	I/O	D	General-purpose input/output port
	SIN1			Data input pin of UART1
138	P21_5	I/O	D	General-purpose input/output port
	SOT1			Data output pin of UART1
139	P21_6	I/O	D	General-purpose input/output port
	SCK1			Clock input/output pin of UART1
	FRCK1			External clock input pin of free-run timer1
140	P20_0	I/O	D	General-purpose input/output port
	SIN2			Data input pin of UART2

(Continued)

Pin no.	Pin name	I/O	I/O circuit type*	Function
141	P20_1	I/O	D	General-purpose input/output port
	SOT2			Data output pin of UART2
142	P20_2	I/O	D	General-purpose input/output port
	SCK2			Clock input/output pin of UART2
	FRCK2			External clock input pin of free-run timer2
143	P20_4	I/O	D	General-purpose input/output port
	SIN3			Data input pin of UART3
144	P20_5	I/O	D	General-purpose input/output port
	SOT3			Data output pin of UART3
145	P20_6	I/O	D	General-purpose input/output port
	SCK3			Clock input/output pin of UART3
	FRCK3			External clock input pin of free-run timer3
148	P19_0	I/O	D	General-purpose input/output port
	SIN4			Data input pin of UART4
149	P19_1	I/O	D	General-purpose input/output port
	SOT4			Data output pin of UART4
150	P19_2	I/O	D	General-purpose input/output port
	SCK4			Clock input/output pin of UART4
151	P19_4	I/O	D	General-purpose input/output port
	SIN5			Data input pin of UART5
152	P19_5	I/O	D	General-purpose input/output port
	SOT5			Data output pin of UART5
153	P19_6	I/O	D	General-purpose input/output port
	SCK5			Clock input/output pin of UART5
154	P18_0	I/O	D	General-purpose input/output port
	SIN6			Data input pin of UART6
155	P18_1	I/O	D	General-purpose input/output port
	SOT6			Data output pin of UART6
156	P18_2	I/O	D	General-purpose input/output port
	SCK6			Clock input/output pin of UART6
157 to 160	P15_0 to P15_3	I/O	D	General-purpose input/output ports
	OCU0 to OCU3			Output compare output pins
	TOT0 to TOT3			Reload timer output pins
163	P23_4	I/O	D	General-purpose input/output port
	INT10			External interrupt input pin

(Continued)




Pin no.	Pin name	I/O	I/O circuit type*	Function
164	P23_6	I/O	D	General-purpose input/output port
	INT11			External interrupt input pin
165	P22_0	I/O	D	General-purpose input/output port
	INT12			External interrupt input pin
166	P22_2	I/O	D	General-purpose input/output port
	INT13			External interrupt input pin
167	P22_3	I/O	D	General-purpose input/output port
168 to 171	P14_0 to P14_3	I/O	D	General-purpose input/output ports
	ICU0 to ICU3			Input capture input pins
	TIN0 to TIN3			External trigger input pins of reload timer
	TRG0 to TRG3			External trigger input pins of PPG
172 to 175	P17_0 to P17_3	I/O	D	General-purpose input/output ports
	PPG0 to PPG3			PPG timer output pins

*: For details of I/O circuit types, refer to "[I/O Circuit Type](#)".


[Power supply/GND pins]



Pin number	Pin name	I/O	Function
1, 13, 32, 35, 45, 58, 74, 88, 132, 146, 161	VSS	(VSS)	GND pins
11, 12, 30, 44, 57, 73, 89	VCC3	(VCC3)	3.3 V power supply pins
133, 147	VCC5	(VCC5)	5 V power supply pins. These pins are I/O power supplies corresponding to 116 to 145 pins. The corresponding I/O pin operates at 3.3 V when supplying 3.3 V, and at 5 V when supplying 5V. Be sure to supply 5 V if more than one 5V operating pin is specified, or 5V is supplied at pin 162 or pin 176.
162	VCC5	(VCC5)	5 V power supply pin. This pin is an I/O power supply corresponding to 148 to 160 pins. The corresponding I/O pin operates at 3.3 V when supplying 3.3 V, and at 5V when supplying 5 V. Be sure to supply 5 V if more than one 5 V operating pin is specified.
176	VCC5	(VCC5)	5 V power supply pin. This pin is an I/O power supply corresponding to 2 to 7, 163 to 175 pins. The corresponding I/O pin operates at 3.3 V when supplying 3.3 V, and at 5 V when supplying 5 V. Be sure to supply 5 V if more than one 5 V operating pin is specified.
113	AVSS/AVRL	(AVSS)	Analog GND pin for A/D converter
114	AVCC3	(AVCC3)	3.3 V power supply pin for A/D converter
115	AVRH	(AVRH)	Reference power supply pin for A/D converter
14	C_1	—	Capacitor connection pin for internal regulator. Connect a 4.8 μ F capacitor.
31	C_2	—	Capacitor connection pin for internal regulator. Connect a 4.8 μ F capacitor.

3. I/O Circuit Type

Type	Circuit type	Remarks
A	<p>5 V level</p>  <p>Input</p>	5 V CMOS hysteresis input
B	<p>5 V level</p>  <p>Input</p>	5 V CMOS hysteresis input
C	 <p>Output drive N-ch</p> <p>Input</p> <p>Standby control</p>	Input/output pin for I ² C $I_{OL} = 3 \text{ mA}$ With stand voltage of 5 V With standby control




(Continued)

Type	Circuit type	Remarks
D	 <p>The circuit diagram illustrates a CMOS output stage. It features a top P-channel (P-ch) transistor connected to a 5 V level input. A bottom N-channel (N-ch) transistor is connected to ground. Between them is a middle N-ch transistor, which serves as a pull-down control. The drain of the middle N-ch transistor is connected to the source of the top P-ch transistor. The drain of the top P-ch transistor is connected to the drain of a bottom P-ch transistor, which in turn drives an output node. The source of the bottom P-ch transistor is connected to ground. The drain of the bottom P-ch transistor is connected to the drain of a bottom N-ch transistor, which serves as an output drive. The source of the bottom N-ch transistor is connected to ground. The drain of the bottom N-ch transistor is the final output. Two additional inputs are shown: one for "Standby control" and another for "Input".</p>	5 V CMOS output $I_{OL} = 4 \text{ mA}$ 5 V CMOS input 5 V CMOS hysteresis input With 50 kΩ pull-up/pull-down control With standby control

Type	Circuit type	Remarks
E	3.3 V level 	3.3 V CMOS hysteresis input With stand voltage of 5 V With standby control
F	3.3 V level 	3.3 V CMOS output $I_{OL} = 4 \text{ mA}$ 3.3 V CMOS input 3.3 V CMOS hysteresis input Analog input With standby control

(Continued)

(Continued)

Type	Circuit type	Remarks
G	<p>3.3 V level</p>  <p>Input</p> <p>Standby control</p>	3.3 V oscillation cell
H	<p>3.3 V level</p>  <p>P-ch Pull-up control</p> <p>P-ch Output drive P-ch</p> <p>N-ch Output drive N-ch</p> <p>N-ch Pull-down control</p> <p>Input</p> <p>Standby control</p> <p>Input</p> <p>Standby control</p>	3.3 V CMOS output $I_{OL} = 4 \text{ mA}$ 3.3 V CMOS input 3.3 V CMOS hysteresis input With 33 kΩ pull-up/pull-down control With standby control
I, J	<p>3.3 V level</p>  <p>P-ch Output drive P-ch</p> <p>N-ch Output drive N-ch</p>	3.3 V CMOS output I : $I_{OL} = 8 \text{ mA}$ J : $I_{OL} = 4 \text{ mA}$

4. Handling Devices

■ Preventing Latch-up

Latch-up may occur in a CMOS IC if a voltage higher than V_{CC} or less than V_{SS} is applied to an input or output pin or if a voltage exceeding the rating is applied between V_{CC} pin and V_{SS} pin. If latch-up occurs, the power supply current increases rapidly, sometimes resulting in thermal breakdown of the device. Therefore, when using a CMOS IC, do not exceed the maximum rating.

■ Handling of unused input pins

If unused input pins are left open, abnormal operation may result. Any unused input pins should be connected to pull-up or pull-down resistor.

■ Power supply pins

When provided with multiple V_{CC} pins or V_{SS} pins, the device is designed such that the pins having equal potential are interconnected internally to prevent malfunctions such as latch-up. All of these pins must however be connected to the power supply and ground externally to reduce unwanted radiation, to prevent the strobe signal from malfunctioning due to a rise of ground level, and to follow the total output current standards. In addition, V_{CC} pin and V_{SS} pin of this device should be connected from the power supply source with the lowest possible impedance.

It is also recommended to connect a ceramic capacitor of approximately $0.1 \mu F$ as a bypass capacitor between V_{CC} pin and V_{SS} pin near this device.

This series has a built-in step-down regulator. Connect a bypass capacitor of $4.7 \mu F$ to C_1 and C_2 pins for the regulator.

■ Crystal oscillator circuit

Noise in proximity to the X0 and X1 pins can cause abnormal operation in this device. Printed circuit boards should be designed so that the X0 and X1 pins, and crystal oscillator, as well as bypass capacitors connected to ground, are placed as close together as possible.


The use of printed circuit board architecture in which the X0 and X1 pins are surrounded by ground contributes to stable operation and is strongly recommended.

Please ask the crystal maker to evaluate the oscillational characteristics of the crystal and this device.

■ Notes on using external clock

In principle, when using external clock, supply a clock to the X0 pin and X1 pin simultaneously. Also, an opposite phase clock to the X0 pin must be supplied to the X1 pin. However, in this case the stop mode (oscillation stop mode) must not be used (This is because the X1 pin stops at "H" output in STOP mode).

Example of using external clock (normal)



(Note) Stop mode (oscillation stop mode) cannot be used.

■ Mode pins (MD0 to MD3)

When using mode pins, connect them directly to V_{CC} pin or V_{SS} pin. To prevent the device from entering test mode accidentally due to noise, minimize the lengths of the patterns between each mode pin and V_{CC} pin or V_{SS} pin on the printed circuit board as possible and connect them with low impedance.

■ Power-on sequences for 3.3 V and 5 V

- Immediately after power-on, keep "L" level input to the \overline{INIT} pin for the oscillation stabilization wait time (8 ms) to ensure the oscillation stabilization wait time for the oscillator circuit.
- There is no power-on sequences.
- When executing a reset cancellation (changing \overline{INIT} pin from "L" level to "H" level), be sure to execute it while 3 V and 5 V power supplies are stable.

■ Caution on operations during PLL clock mode

On this microcontroller, if in case the crystal oscillator breaks off or an external reference clock input stops while the PLL clock mode is selected, a self-oscillator circuit contained in the PLL may continue its operation at its self-running frequency. However, Fujitsu will not guarantee results of operations if such failure occurs.

■ External bus setting

This model guarantees the maximum frequency of 40 MHz for the external bus clock SYSCLK.

Setting the base clock frequency to 80 MHz without changing the initial value of DIVR1 (external bus base clock division setting register) sets the external bus frequency also to 80 MHz. Before changing the base clock frequency, set SYSCLK not exceeding 40 MHz.

■ Pull-up control

Connecting a pull-up resistor to the pin serving as an external bus pin cannot guarantee the AC standard.

■ Serial communication

There is a possibility to receive wrong data due to noise or other causes on the serial communication. Therefore, design a printed circuit board so as to avoid noise.

Consider receiving of wrong data when designing the system. For example, apply a checksum to detect an error. If an error is detected, retransmit the data.

■ Notes on PS register

Since some instructions process the PS register in advance, the following exceptional operations may cause a break in the interrupt process routine or an update of display contents of the flag in the PS register when the debugger is being used. In either case, as the device is designed to carry out reprocessing correctly upon returning from such an EIT event, it performs operations before and after the EIT as specified.

- 1) The following operations may be performed when the instruction immediately followed by a DIV0U/DIV0S instruction accepts a user interrupt/NMI, executes a step, or breaks in response to a data event or emulator menu.
 - D0 and D1 flags are updated in advance.
 - An EIT process routine (user interrupt/NMI or emulator) is executed.
 - Upon returning from the EIT, the DIV0U/DIV0S instruction is executed and the D0 and D1 flags are updated to the same values as those in 1).
- 2) The following operations are performed when each instruction of OR CCR, ST ILM, MOV Ri and PS is executed to enable interrupts while a user interrupt/NMI source has been occurring.
 - The PS register is updated in advance.
 - An EIT process routine (user interrupt/NMI or emulator) is executed.
 - Upon returning from the EIT, the above instructions are executed and the PS register is updated to the same value as that in 1).

5. Notes On Debugger

■ Step execution of RETI instruction

In the environment where interrupts occur frequently when stepping, only the corresponding interrupt process routines are executed repeatedly. As the result of that, the main routine and low-interrupt-level programs are not executed (For example, if an interrupt to the time base timer is enabled, a break always occurs at the beginning of the time base routine when stepping RETI).

Disable the corresponding interrupts when the debug on the corresponding interrupt process routines becomes unnecessary.

■ Break function

If the target address of a hardware break (including an event break) is set to the address currently contained in the system stack pointer or in the area containing the stack pointer, the user program causes a break after execution of one instruction even though there is no actual data access instruction in the user program.

To prevent this, do not set (word) access to the area containing the address of the system stack pointer as the target of a hardware break (including an event break).

■ Operand break

If a stack pointer exists in the area which is set as the DSU operand break, malfunctions may occur. Do not set the access to the areas containing the address of system stack pointer as a target of data event break.

6. DSU4 (ICE) Dedicated Connection Pins

MB91461 DSU4 (ICE) dedicated connection pins

Pin no.	Pin name	Function
93 to 90	ICD3 to ICD0	Data input/output pins for development tool
96 to 94	ICS2 to ICS0	Status output pins for development tool
97	ICLK	Clock pin for development tool
98	BREAK	Break pin for development tool
130	<u>TRST</u>	Reset pin for development tool (3 V/5 V supported input pin)

■ User target side connector and the MB91461 connection


The recommended connector for the user target side is shown below.

Manufacturer : YAMAICHI ELECTRONICS CO., LTD.

Model number : FAP-20-08#*

Note : The asterisk (*) in the model number represents each of the following pin shapes:


- 1 : Right angle/wrapping
- 2 : Right angle/solder dip
- 4 : Straight/solder dip



Connector pin no.	Signal line name	I/O	Pin handling		
1	EVCC2	I	Open		
2	EVCC3	I	Open		
3	DSUIO	I/O	Open		
4	UVCC	O	User V _{CC} output		
6	XRSTIN	O	Connected to user circuit INIT signal		
8	PLVL	I	Open		
5	XTRST	I	MB91461	Connected to TRST (130 pin)	
7	XINIT	I		Connected to INIT (131 pin)	
9	GND	-		Connected to VSS	
10	BREAK	I		Connected to BREAK (98 pin)	
11	ICD3	I/O		Connected to ICD3 (93 pin)	
12	ICD2			Connected to ICD2 (92 pin)	
13	ICD1			Connected to ICD1 (91 pin)	
14	ICD0			Connected to ICD0 (90 pin)	
15	GND	-		Connected to VSS	
16	ICS2	O		Connected to ICS2 (96 pin)	
17	ICS1			Connected to ICS1 (95 pin)	
18	ICS0			Connected to ICS0 (94 pin)	
19	GND	-		Connected to VSS	
20	ICLK	O		Connected to ICLK (97 pin)	


Handling of dedicated pin for DSU4 (ICE) in mass production

MB91461 pin no.	Pin name	Pin handling
93 to 90	ICD3 to ICD0	Open
96 to 94	ICS2 to ICS0	Open
97	ICLK	Open
98	BREAK	Open
130	<u>TRST</u>	Connected to <u>INIT</u> (131 pin: external reset input pin)

Connection handling of the reset pin (TRST) for development tool (DSU) in mass production


Since the reset pin (TRST) for development tool is the input pin supporting 3V/5V, it can be connected to INIT pin directly.

7. Block Diagram



8. CPU and Control Unit

The FR family CPU is a high performance core that is designed based on the RISC architecture with advanced instructions for embedded applications.

1. Features

- Adoption of RISC architecture

Basic instruction: 1 instruction per cycle

- General-purpose registers: 32-bit × 16 registers

- 4 Gbytes linear memory space

- Multiplier installed

32-bit × 32-bit multiplication: 5 cycles

16-bit × 16-bit multiplication: 3 cycles

- Enhanced interrupt processing function

Quick response speed (6 cycles)

Multiple-interrupt support

Level mask function (16 levels)

- Enhanced instructions for I/O operation

Memory-to-memory transfer instruction

Bit processing instruction

- Basic instruction word length: 16 bits

- Low-power consumption

Sleep mode/stop mode/shutdown mode


2. Internal architecture

The FR family CPU uses the Harvard architecture in which the instruction bus and data bus are independent of each other.

A 32-bit \leftrightarrow 16-bit bus adapter is connected to the 32-bit bus (D-bus) to provide an interface between the CPU and peripheral resources.


A Harvard \leftrightarrow Princeton bus converter is connected to both the I-bus and D-bus to provide an interface between the CPU and the bus controller.

The following figure shows the internal architecture structure.




3. Programming model

■ Basic programming model



4. Registers

■ General-purpose register



Registers R0 to R15 are general-purpose registers. These registers can be used as accumulators for computation operations and as pointers for memory access.

Of the 16 registers, enhanced commands are provided for the following registers to enable their use for particular applications.

R13 : Virtual accumulator

R14 : Frame pointer


R15 : Stack pointer

Initial values at reset are undefined for R0 to R14. The value for R15 is 00000000H (SSP value).


■ PS (Program Status)

This register holds the program status, and is divided into three parts, ILM, SCR, and CCR.

All undefined bits (-) in the diagram are reserved bits. The read values are always "0". Write access to these bits is invalid.



■ CCR (Condition Code Register)



S : Stack flag

I : Interrupt enable flag


N : Negative enable flag

Z : Zero flag

V : Overflow flag

C : Carry flag

■ SCR (System Condition Register)



Flag for step multiplication (D1, D0)

This flag stores interim data during execution of step multiplication.

Step trace trap flag (T)

This flag indicates whether the step trace trap is enabled or disabled.

The step trace trap function is used by emulators. When an emulator is in use, it cannot be used in execution of user programs.

■ ILM



This register stores interrupt level mask values, and the values stored in ILM4 to ILM0 are used for level masking.

The register is initialized to value "01111B" at reset.

■ PC (Program Counter)



The program counter indicates the address of the instruction that is being executed.

The initial value at reset is undefined.


■ TBR (Table Base Register)



The table base register stores the starting address of the vector table used in EIT processing.

The initial value at reset is 000FFC00H.

■ RP (Return Pointer)




The return pointer stores the address for return from subroutines.

During execution of a CALL instruction, the PC value is transferred to this RP register.

During execution of a RET instruction, the contents of the RP register are transferred to PC.

The initial value at reset is undefined.


■ USP (User Stack Pointer)



The user stack pointer, when the S flag is "1", this register functions as the R15 register.

- The USP register can also be explicitly specified.
The initial value at reset is undefined.
- This register cannot be used with RETI instructions.

■ Multiply & divide registers



These registers are for multiplication and division, and are each 32 bits in length.

The initial value at reset is undefined.

9. Mode Setting

In the FR family, the mode pins (MD2, MD1, MD0) and the mode register (MODR) are used to set the operating mode.

1. Mode pins

The three pins MD2, MD1, MD0 are used to specify the mode vector fetch related settings.

Settings other than shown in the table are not allowed.

Mode pins*			Mode name	Reset vector access area	Remarks		
MD2	MD1	MD0					
0	0	0	Internal ROM mode vector		Internal	Not allowed	
0	0	1	External ROM mode vector		External	Bus width is set by mode register.	

* : Always use MD3 with "0".

Note : The FR family does not support the external mode vector fetch using multiplex bus.

2. Mode register (MODR)

The data written to the mode register using mode vector fetch is called mode data.

After the mode register (MODR) is set, the device operates according to the operation mode set in this register.


The mode register is set by all reset sources. User programs cannot write data to the mode register.

Rewriting is allowed in the emulator mode. In this case, use an 8-bit length data transfer instruction.

A 16/32-bit length transfer instruction cannot be used for writing.

Description of the mode register is given below.

[Mode register description]



[bit7 to bit3] Reserved bits

Be sure to set these bits to "00000_B".

Operation is not guaranteed when any value other than "00000_B" is set.

[bit2] ROMA (Internal enable bit)

The ROMA bit is used to set whether to enable the internal F-bus RAM and F-bus ROM areas.

ROMA	Function	Remarks
0	External ROM mode	Internal F-bus RAM becomes valid. The internal ROM area (40000 _H to FFFFF _H) is used as an external area.
1	Internal ROM mode	Internal F-bus RAM and F-bus ROM become valid.

Note : Use "0" in MB91461.

[bit1, bit0] WTH1, WTH0 (Bus width setting bits)

These bits are used to set the bus width to be used in the external bus mode.

When the operation mode is the external bus mode, these values are set in bits DBW1, DBW0 in ACR0 (CS0 area).

WTH1	WTH0	Function	Remarks
0	0	8-bit bus width	External bus mode
0	1	16-bit bus width	External bus mode
1	0	–	Setting disabled
1	1	Single chip mode	Setting disabled

10. Memory Space

1. Memory space

The FR family has 4 Gbytes of logical address space (2^{32} addresses) available to the CPU by linear access.

■ Direct addressing area

The following address space area is used for I/O.

This area is called direct addressing area, and the address of an operand can be specified directly in an instruction.


The size of directly addressable area depends on the length of the data being accessed as shown below.

Byte data access : 000_H to $0FF_H$

Half word access : 000_H to $1FF_H$


Word data access : 000_H to $3FF_H$

2. Memory map



11. I/O Map

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
000000H	PDR0 [R/W]B XXXXXX	PDR1 [R/W]B XXXXXX	PDR2 [R/W]B XXXXXX	PDR3 [R/W]B XXXXXX	T-unit port data register



Note : Initial values of register bits are represented as follows:

- “ 1 ” : Initial value “ 1 ”
- “ 0 ” : Initial value “ 0 ”
- “ X ” : Initial value “ undefined ”
- “ - ” : No physical register at this location

Access is barred with an undefined data access attribute.

Address	Register				Block	
	0	1	2	3		
000000 _H	Reserved				R-bus port data register	
000004 _H	Reserved					
000008 _H	Reserved					
00000C _H	Reserved		PDR14 [R/W] B,H ----XXXX	PDR15 [R/W] B,H ----XXXX		
000010 _H	PDR16 [R/W] B,H X-----	PDR17 [R/W] B,H XXXXXXXX	PDR18 [R/W] B,H -----XXX	PDR19 [R/W] B,H -XXX-XXX		
000014 _H	PDR20 [R/W] B,H -XXX-XXX	PDR21 [R/W] B,H -XXX-XXX	PDR22 [R/W] B,H XXXXXX-X	PDR23 [R/W] B,H -X-XXXXX		
000018 _H	PDR24 [R/W] B,H XXXXXXXXX	Reserved				
00001C _H	PDR28 [R/W] B,H ---XXXXX	PDR29 [R/W] B,H XXXXXXXX	Reserved			
000020 _H	Reserved					
000024 _H to 00002C _H	Reserved				Reserved	
000030 _H	EIRR0 [R/W] B 00000000	ENIRO [R/W] B 00000000	ELVR0 [R/W] B,H 00000000 00000000		External interrupt (INT0 to INT7) NMI	
000034 _H	EIRR1 [R/W] B 00000000	ENIR1 [R/W] B 00000000	ELVR1 [R/W] B,H 00000000 00000000		External interrupt (INT8 to INT15)	
000038 _H	DICR [R/W] B -----0	HRCL [R/W] B 0--1111	Reserved		Delay interrupt	
00003C _H	Reserved				Reserved	
000040 _H	SCR00 [R/W,W] B,H,W 00000000	SMR00 [R/W,W] B,H,W 00000000	SSR00 [R/W,R] B,H,W 00001000	RDR00/TDR00 [R/W] B,H,W 00000000	LIN-UART 0	
000044 _H	ESCR00 [R/W] B,H 00000X00	ECCR00 [R/W,R,W] B,H -00000XX	Reserved			
000048 _H	SCR01 [R/W,W] B,H,W 00000000	SMR01 [R/W,W] B,H,W 00000000	SSR01 [R/W,R] B,H,W 00001000	RDR01/TDR01 [R/W] B,H,W 00000000	LIN-UART 1	
00004C _H	ESCR01 [R/W] B,H 00000X00	ECCR01 [R/W,R,W] B,H -00000XX	Reserved			

(Continued)

Address	Register				Block
	0	1	2	3	
000050 _H	SCR02 [R/W,W] B,H,W 00000000	SMR02 [R/W,W] B,H,W 00000000	SSR02 [R/W,R] B,H,W 00001000	RDR02/TDR02 [R/W] B,H,W 00000000	LIN-UART 2
000054 _H	ESCR02 [R/W] B,H 00000X00	ECCR02 [R/W,R,W] B,H -00000XX	Reserved		
000058 _H	SCR03 [R/W,W] B,H,W 00000000	SMR03 [R/W,W] B,H,W 00000000	SSR03 [R/W,R] B,H,W 00001000	RDR03/TDR03 [R/W] B,H,W 00000000	LIN-UART 3
00005C _H	ESCR03 [R/W] B,H 00000X00	ECCR03 [R/W,R,W] B,H -00000XX	Reserved		
000060 _H	SCR04 [R/W,W] B,H,W 00000000	SMR04 [R/W,W] B,H,W 00000000	SSR04 [R/W,R] B,H,W 00001000	RDR04/TDR04 [R/W] B,H,W 00000000	LIN-UART 4
000064 _H	ESCR04 [R/W] B,H,W 00000X00	ECCR04 [R/W,R,W] B,H,W -00000XX	Reserved		
000068 _H	SCR05 [R/W,W] B,H,W 00000000	SMR05 [R/W,W] B,H,W 00000000	SSR05 [R/W,R] B,H,W 00001000	RDR05/TDR05 [R/W] B,H,W 00000000	LIN-UART 5
00006C _H	ESCR05 [R/W] B,H,W 00000X00	ECCR05 [R/W,R,W] B,H,W -00000XX	Reserved		
000070 _H	SCR06 [R/W,W] B,H,W 00000000	SMR06 [R/W,W] B,H,W 00000000	SSR06 [R/W,R] B,H,W 00001000	RDR06/TDR06 [R/W] B,H,W 00000000	LIN-UART 6
000074 _H	ESCR06 [R/W] B,H,W 00000X00	ECCR06 [R/W,R,W] B,H,W -00000XX	Reserved		
000078 _H to 00007C _H	Reserved				Reserved
000080 _H	BGR100 [R/W] B,H,W 00000000	BGR000 [R/W] B,H,W 00000000	BGR101 [R/W] B,H,W 00000000	BGR001 [R/W] B,H,W 00000000	Baud rate generator UART (LIN) 0 to 6
000084 _H	BGR102 [R/W] B,H,W 00000000	BGR002 [R/W] B,H,W 00000000	BGR103 [R/W] B,H,W 00000000	BGR003 [R/W] B,H,W 00000000	
000088 _H	BGR104 [R/W] B,H,W 00000000	BGR004 [R/W] B,H,W 00000000	BGR105 [R/W] B,H,W 00000000	BGR005 [R/W] B,H,W 00000000	

(Continued)

Address	Register				Block	
	0	1	2	3		
00008CH	BGR106 [R/W] B,H,W 00000000	BGR006 [R/W] B,H,W 00000000	Reserved		Baud rate generator UART (LIN) 0 to 6	
000090H to 0000CCH	Reserved				Reserved	
0000D0H	IBCR0 [R/W] B,H 00000000	IBSR0 [R] B,H 00000000	ITBAH0 [R/W] B,H -----00	ITBAL0 [R/W] B,H 00000000	I ² C 0	
0000D4H	ITMKH0 [R/W] B,H 00----11	ITMKL0 [R/W] B,H 11111111	ISMK0 [R/W] B,H 01111111	ISBA0 [R/W] B,H -00000000		
0000D8H	Reserved	IDAR0 [R/W] B,H 00000000	ICCR0 [R/W] B -0011111	Reserved		
0000DCH	IBCR1 [R/W] B,H 00000000	IBSR1 [R] B,H 00000000	ITBAH1 [R/W] B,H -----00	ITBAL1 [R/W] B,H 00000000		
0000E0H	ITMKH1 [R/W] B,H 00----11	ITMKL1 [R/W] B,H 11111111	ISMK1 [R/W] B,H 01111111	ISBA1 [R/W] B,H -00000000		
0000E4H	Reserved	IDAR1 [R/W] B,H 00000000	ICCR1 [R/W] B -0011111	Reserved		
0000E8H to 0000FCH	Reserved				Reserved	
000100H	GCN10 [R/W] B,H 00110010 00010000	Reserved	GCN20 [R/W] B ---0000	PPG control 0 to 3		
000104H	GCN11 [R/W] B,H 00110010 00010000	Reserved	GCN21 [R/W] B ---0000			
000108H	Reserved				Reserved	
000110H	PTMR00 [R] H 11111111 11111111	PCSR00 [W] H XXXXXXXX XXXXXXXX			PPG 0	
000114H	PDUT00 [W] H XXXXXXXX XXXXXXXX	PCNH00 [R/W] B,H 00000000	PCNL00 [R/W] B,H 000000-0			
000118H	PTMR01 [R] H 11111111 11111111	PCSR01 [W] H XXXXXXXX XXXXXXXX			PPG 1	
00011CH	PDUT01 [W] H XXXXXXXX XXXXXXXX	PCNH01 [R/W] B,H 00000000	PCNL01 [R/W] B,H 000000-0			
000120H	PTMR02 [R] H 11111111 11111111	PCSR02 [W] H XXXXXXXX XXXXXXXX			PPG 2	
000124H	PDUT02 [W] H XXXXXXXX XXXXXXXX	PCNH02 [R/W] B,H 00000000	PCNL02 [R/W] B,H 000000-0			

(Continued)

Address	Register				Block	
	0	1	2	3		
000128 _H	PTMR03 [R] H 11111111 11111111		PCSR03 [W] H XXXXXXXX XXXXXXXX		PPG 3	
00012C _H	PDUT03 [W] H XXXXXXXX XXXXXXXX		PCNH03 [R/W] B,H 00000000	PCNL03 [R/W] B,H 000000-0		
000130 _H	PTMR04 [R] H 11111111 11111111		PCSR04 [W] H XXXXXXXX XXXXXXXX		PPG 4	
000134 _H	PDUT04 [W] H XXXXXXXX XXXXXXXX		PCNH04 [R/W] B,H 00000000	PCNL04 [R/W] B,H 000000-0		
000138 _H	PTMR05 [R] H 11111111 11111111		PCSR05 [W] H XXXXXXXX XXXXXXXX		PPG 5	
00013C _H	PDUT05 [W] H XXXXXXXX XXXXXXXX		PCNH05 [R/W] B,H 00000000	PCNL05 [R/W] B,H 000000-0		
000140 _H	PTMR06 [R] H 11111111 11111111		PCSR06 [W] H XXXXXXXX XXXXXXXX		PPG 6	
000144 _H	PDUT06 [W] H XXXXXXXX XXXXXXXX		PCNH06 [R/W] B,H 00000000	PCNL06 [R/W] B,H 000000-0		
000148 _H	PTMR07 [R] H 11111111 11111111		PCSR07 [W] H XXXXXXXX XXXXXXXX		PPG 7	
00014C _H	PDUT07 [W] H XXXXXXXX XXXXXXXX		PCNH07 [R/W] B,H 00000000	PCNL07 [R/W] B,H 000000-0		
000170 _H to 00017C _H	Reserved				Reserved	
000180 _H	Reserved	ICS01 [R/W] B 00000000	Reserved	ICS23 [R/W] B 00000000	Input capture 0 to 3	
000184 _H	IPCP0 [R] H XXXXXXXX XXXXXXXX		IPCP1 [R] H XXXXXXXX XXXXXXXX			
000188 _H	IPCP2 [R] H XXXXXXXX XXXXXXXX		IPCP3 [R] H XXXXXXXX XXXXXXXX			
00018C _H	OCS01 [R/W] 11101100 00001100		OCS23 [R/W] 11101100 00001100		Output compare 0 to 3	
000190 _H	OCCP0 [R/W] H XXXXXXXX XXXXXXXX		OCCP1 [R/W] H XXXXXXXX XXXXXXXX			
000194 _H	OCCP2 [R/W] H XXXXXXXX XXXXXXXX		OCCP3 [R/W] H XXXXXXXX XXXXXXXX			

(Continued)

Address	Register				Block
	0	1	2	3	
000198 _H to 00019C _H	Reserved				Reserved
0001A0 _H	ADERH [R/W] B,H,W 00000000 00000000		ADERL [R/W] B,H,W 00000000 00000000		A/D converter
0001A4 _H	ADCS1 [R/W] B,H 00000000	ADCS0 [R/W] B,H 00000000	ADCR1 [R] B,H 000000XX	ADCR0 [R] B,H XXXXXXXX	
0001A8 _H	ADCT1 [R/W] B,H 00010000	ADCT0 [R/W] B,H 00101100	ADSCH [R/W] B,H ---00000	ADECH [R/W] B,H ---00000	A/D converter
0001AC _H	Reserved				Reserved
0001B0 _H	TMRLR0 [W] H XXXXXXXX XXXXXXXX		TMR0 [R] H XXXXXXXX XXXXXXXX		Reload timer 0 (PPG 0, 1)
0001B4 _H	Reserved		TMCSRC0 [R/W] B,H ---00000	TMCSRC0 [R/W] B,H 0-000000	
0001B8 _H	TMRLR1 [W] H XXXXXXXX XXXXXXXX		TMR1 [R] H XXXXXXXX XXXXXXXX		Reload timer 1 (PPG 2, 3)
0001BC _H	Reserved		TMCSRC1 [R/W] B,H ---00000	TMCSRC1 [R/W] B,H 0-000000	
0001C0 _H	TMRLR2 [W] H XXXXXXXX XXXXXXXX		TMR2 [R] H XXXXXXXX XXXXXXXX		Reload timer 2 (PPG 4, 5)
0001C4 _H	Reserved		TMCSRC2 [R/W] B,H ---00000	TMCSRC2 [R/W] B,H 0-000000	
0001C8 _H	TMRLR3 [W] H XXXXXXXX XXXXXXXX		TMR3 [R] H XXXXXXXX XXXXXXXX		Reload timer 3 (PPG 6, 7)
0001CC _H	Reserved		TMCSRC3 [R/W] B,H ---00000	TMCSRC3 [R/W] B,H 0-000000	
0001D0 _H to 0001E4 _H	Reserved				Reserved
0001E8 _H	TMRLR7 [W] H XXXXXXXX XXXXXXXX		TMR7 [R] H XXXXXXXX XXXXXXXX		Reload timer 7 (A/D converter)
0001EC _H	Reserved		TMCSRC7 [R/W] B,H ---00000	TMCSRC7 [R/W] B,H 0-000000	
0001F0 _H	TCDT0 [R/W] H XXXXXXXX XXXXXXXX		Reserved	TCCS0 [R/W] -0000000	Free-run timer 0 (ICU 0, 1)

(Continued)

Address	Register				Block				
	0	1	2	3					
0001F4 _H	TCDT1 [R/W] H XXXXXXXX XXXXXXXX		Reserved	TCCS1 [R/W] -0000000	Free-run timer 1 (ICU 2, 3)				
0001F8 _H	TCDT2 [R/W] H XXXXXXXX XXXXXXXX		Reserved	TCCS2 [R/W] -0000000	Free-run timer 2 (OCU 0, 1)				
0001FC _H	TCDT3 [R/W] H XXXXXXXX XXXXXXXX		Reserved	TCCS3 [R/W] -0000000	Free-run timer 3 (OCU 2, 3)				
000200 _H	DMACA0 [R/W] B,H,W* ¹ 00000000 0000XXX XXXXXXXX XXXXXXXX				DMAC				
000204 _H	DMACB0 [R/W] B,H,W 00000000 00000000 XXXXXXXX XXXXXXXX								
000208 _H	DMACA1 [R/W] B,H,W* ¹ 00000000 0000XXX XXXXXXXX XXXXXXXX								
00020C _H	DMACB1 [R/W] B,H,W 00000000 00000000 XXXXXXXX XXXXXXXX								
000210 _H	DMACA2 [R/W] B,H,W* ¹ 00000000 0000XXX XXXXXXXX XXXXXXXX								
000214 _H	DMACB2 [R/W] B,H,W 00000000 00000000 XXXXXXXX XXXXXXXX								
000218 _H	DMACA3 [R/W] B,H,W* ¹ 00000000 0000XXX XXXXXXXX XXXXXXXX								
00021C _H	DMACB3 [R/W] B,H,W 00000000 00000000 XXXXXXXX XXXXXXXX								
000220 _H	DMACA4 [R/W] B,H,W* ¹ 00000000 0000XXX XXXXXXXX XXXXXXXX								
000224 _H	DMACB4 [R/W] B,H,W 00000000 00000000 XXXXXXXX XXXXXXXX								
000228 _H to 00023C _H	Reserved								
000240 _H	DMACR [R/W] B,H,W 00-0000	Reserved			Reserved				
000244 _H to 000254 _H	Reserved								
000258 _H to 000364 _H	Reserved								

(Continued)

Address	Register				Block			
	0	1	2	3				
000368 _H	IBCR2 [R/W] B,H 00000000	IBSR2 [R] B,H 00000000	ITBAH2 [R/W] B,H -----00	ITBAL2 [R/W] B,H 00000000	I ² C 2			
00036C _H	ITMKH2 [R/W] B,H 00---11	ITMKL2 [R/W] B,H 11111111	ISMK2 [R/W] B,H 01111111	ISBA2 [R/W] B,H -00000000				
000370 _H	Reserved	IDAR2 [R/W] B,H 00000000	ICCR2 [R/W] B -0011111	Reserved				
000374 _H to 0003BC _H	Reserved				Reserved			
0003C0 _H	Reserved							
0003C4 _H	Reserved		ISIZE [R/W] B -----11		Instruction cache			
0003D0 _H	Reserved				Reserved			
0003E4 _H	Reserved		ICHRC [R/W] B 0-000000		Instruction cache			
0003E8 _H to 0003EC _H	Reserved				Reserved			
0003F0 _H	BSD0 [W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				Bit search module			
0003F4 _H	BSD1 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX							
0003F8 _H	BSDC [W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX							
0003FC _H	BSRR [R] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX							
000400 _H to 00043C _H	Reserved				Reserved			
000440 _H	ICR00 [R/W] B,H,W ---11111	ICR01 [R/W] B,H,W ---11111	ICR02 [R/W] B,H,W ---11111	ICR03 [R/W] B,H,W ---11111	Interrupt controller			
000444 _H	ICR04 [R/W] B,H,W ---11111	ICR05 [R/W] B,H,W ---11111	ICR06 [R/W] B,H,W ---11111	ICR07 [R/W] B,H,W ---11111				
000448 _H	ICR08 [R/W] B,H,W ---11111	ICR09 [R/W] B,H,W ---11111	Reserved	ICR11 [R/W] B,H,W ---11111				
00044C _H	ICR12 [R/W] B,H,W ---11111	ICR13 [R/W] B,H,W ---11111	Reserved					

(Continued)

Address	Register				Block	
	0	1	2	3		
000450 _H	ICR16 [R/W] B,H,W ---11111	Reserved		ICR19 [R/W] B,H,W ---11111	Interrupt controller	
000454 _H	ICR20 [R/W] B,H,W ---11111	ICR21 [R/W] B,H,W ---11111	ICR22 [R/W] B,H,W ---11111	ICR23 [R/W] B,H,W ---11111		
000458 _H	Reserved	ICR25 [R/W] B,H,W ---11111	ICR26 [R/W] B,H,W ---11111	ICR27 [R/W] B,H,W ---11111		
00045C _H	Reserved	ICR29 [R/W] B,H,W ---11111	Reserved			
000460 _H	Reserved					
000464 _H	Reserved		ICR38 [R/W] B,H,W ---11111	ICR39 [R/W] B,H,W ---11111		
000468 _H	Reserved		ICR42 [R/W] B,H,W ---11111	ICR43 [R/W] B,H,W ---11111		
00046C _H	Reserved					
000470 _H	ICR48 [R/W] B,H,W ---11111	ICR49 [R/W] B,H,W ---11111	ICR50 [R/W] B,H,W ---11111	ICR51 [R/W] B,H,W ---11111		
000474 _H	Reserved					
000478 _H	Reserved		ICR58 [R/W] B,H,W ---11111	ICR59 [R/W] B,H,W ---11111	Clock control	
00047C _H	Reserved		ICR62 [R/W] B,H,W ---11111	ICR63 [R/W] B,H,W ---11111		
000480 _H	RSRR [R/W] B,H,W 10000000	STCR [R/W] B,H,W 00110011	TBCR [R/W] B,H,W X0000X00	CTBR [W] B,H,W XXXXXXXX		
000484 _H	CLKR [R/W] B,H,W 00000000	WPR [W] B,H,W XXXXXXXXXX	DIVR0 [R/W] B,H,W 00000011	DIVR1 [R/W] B,H,W 00000000		
000488 _H	Reserved				Reserved	

(Continued)

Address	Register				Block			
	0	1	2	3				
00048CH	PLLDIVM [R/W] B,H ---00000	PLLDIVN [R/W] B,H ---00000	Reserved		PLL interface			
000490H	Reserved				Reserved			
000494H to 000499CH	Reserved							
0004A0H	Reserved	WTCSR [R/W] B,H -----00	WTCR [R/W] B,H 00000000 000-00-0		Real-time clock			
0004A4H	Reserved	WTBR [R/W] B, B,H ---XXXXX XXXXXXXXX XXXXXXXXX						
0004A8H	WTMR [R/W] B,H ---XXXXX	WTMR [R/W] B,H --XXXXXX	WTSR [R/W] B --XXXXXX	Reserved				
0004ACH to 0004BCH	Reserved				Reserved			
0004C0H	CANPRE [R/W] B,H 00000000	Reserved			CAN (clock control)			
0004C4H	Reserved			HWDCS [R/W,W] B 00011000	Hardware watchdog			
0004C8H	OSCR [R/W] B,H 00---000	Reserved			Interval timer			
0004CCH	Reserved				Reserved			
0004D0H	Reserved							
0004D4H	SHDE [R/W] B 0-----	Reserved	EXTE [R/W] B,H 00000000	EXTF [R/W] B,H 00000000	Shutdown controller			
0004D8H	EXTLV [R/W] B,H 00000000 00000000		Reserved					
0004DCH to 00063CH	Reserved				Reserved			
000640H	ASR0 [R/W] B,H,W 00000000 00000000		ACR0 ² [R/W] B,H,W 1111XX00 00000000		External bus			
000644H	ASR1 [R/W] B,H,W XXXXXXXX XXXXXXXXX		ACR1 [R/W] B,H,W XXXXXXXX XXXXXXXXX					
000648H	ASR2 [R/W] B,H,W XXXXXXXX XXXXXXXXX		ACR2 [R/W] B,H,W XXXXXXXX XXXXXXXXX					
00064CH	ASR3 [R/W] B,H,W XXXXXXXX XXXXXXXXX		ACR3 [R/W] B,H,W XXXXXXXX XXXXXXXXX					

(Continued)

Address	Register				Block				
	0	1	2	3					
000650 _H	ASR4 [R/W] B,H,W XXXXXXXX XXXXXXXX		ACR4 [R/W] B,H,W XXXXXXXX XXXXXXXX		External bus				
000654 _H	Reserved								
000658 _H	Reserved								
00065C _H	Reserved								
000660 _H	AWR0 [R/W] B,H,W 01111111 11111011		AWR1 [R/W] B,H,W XXXXXXXX XXXXXXXX						
000664 _H	AWR2 [R/W] B,H,W XXXXXXXX XXXXXXXX		AWR3 [R/W] B,H,W XXXXXXXX XXXXXXXX						
000668 _H	AWR4 [R/W] B,H,W XXXXXXXX XXXXXXXX		Reserved						
00066C _H	Reserved								
000670 _H	Reserved								
000674 _H	Reserved								
000678 _H	IOWR0 [R/W] B,H,W XXXXXXXX	IOWR1 [R/W] B,H,W XXXXXXXX	IOWR2 [R/W] B,H,W XXXXXXXX	Reserved					
00067C _H	Reserved								
000680 _H	CSER [R/W] B,H,W 00000001	CHER [R/W] B,H,W 11111111	Reserved	TCR [R/W] ³ B,H,W 0000XXXX					
000684 _H	Reserved								
000688 _H to 0007F8 _H	Reserved								
0007FC _H	Reserved	MODR [W] B XXXXXXXX	Reserved		Mode register				
000800 _H to 000CFC _H	Reserved				Reserved				
000D00 _H	Reserved				R-bus port data direct read register				
000D04 _H	Reserved								
000D08 _H	Reserved								
000D0C _H	Reserved		PDRD14 [R] B,H ---XXXX	PDRD15 [R] B,H ---XXXX					
000D10 _H	PDRD16 [R] B,H X-----	PDRD17 [R] B,H XXXXXXXX	PDRD18 [R] B,H ----XXX	PDRD19 [R] B,H -XXX-XXX					

(Continued)

Address	Register				Block	
	0	1	2	3		
000D14 _H	PDRD20 [R] B,H -XXX-XXX	PDRD21 [R] B,H -XXX-XXX	PDRD22 [R] B,H XXXXXX-X	PDRD23 [R] B,H -X-XXXXX	R-bus port data direct read register	
000D18 _H	PDRD24 [R] B,H XXXXXXXX	Reserved				
000D1C _H	PDRD28 [R] B,H ---XXXXX	PDRD29 [R] B,H XXXXXXXXX	Reserved			
000D20 _H	Reserved					
000D24 _H to 000D3C _H	Reserved				Reserved	
000D40 _H	Reserved				R-bus port direction register	
000D44 _H	Reserved					
000D48 _H	Reserved					
000D4C _H	Reserved		DDR14 [R/W] B,H ---0000	DDR15 [R/W] B,H ---0000		
000D50 _H	DDR16 [R/W] B,H 0-----	DDR17 [R/W] B,H 00000000	DDR18 [R/W] B,H ----000	DDR19 [R/W] B,H -000-000	R-bus port function reg- ister	
000D54 _H	DDR20 [R/W] B,H -000-000	DDR21 [R/W] B,H -000-000	DDR22 [R/W] B,H 000000-0	DDR23 [R/W] B,H -0-00000		
000D58 _H	DDR24 [R/W] B,H ---00000	Reserved				
000D5C _H	DDR28 [R/W] B,H ---00000	DDR29 [R/W] B,H 00000000	Reserved			
000D60 _H	Reserved				R-bus port function reg- ister	
000D64 _H to 000D7C _H	Reserved					
000D80 _H	Reserved					
000D84 _H	Reserved					
000D88 _H	Reserved					
000D8C _H	Reserved		PFR14 [R/W] B,H ---0000	PFR15 [R/W] B,H ---0000	(Continued)	
000D90 _H	PFR16 [R/W] B,H 0-----	PFR17 [R/W] B,H 00000000	PFR18 [R/W] B,H ----000	PFR19 [R/W] B,H -000-000		

(Continued)

Address	Register				Block	
	0	1	2	3		
000D94 _H	PFR20 [R/W] B,H -000-000	PFR21 [R/W] B,H -000-000	PFR22 [R/W] B,H 000000-0	PFR23 [R/W] B,H -0-00000	R-bus port function register	
000D98 _H	PFR24 [R/W] B,H 00000000	Reserved	Reserved	Reserved		
000D9C _H	PFR28 [R/W] B,H ---00000	PFR29 [R/W] B,H 00000000	Reserved	Reserved		
000DA0 _H	Reserved					
000DA4 _H to 000DBC _H	Reserved				Reserved	
000DC0 _H	Reserved				R-bus expansion port function register	
000DC4 _H	Reserved					
000DC8 _H	Reserved					
000DCC _H	Reserved		EPFR14 [R/W] B,H ---0000	EPFR15 [R/W] B,H ---0000		
000DD0 _H	EPFR16 [R/W] B,H 0-----	EPFR17 [R/W] B,H 00000000	EPFR18 [R/W] B,H ----000	EPFR19 [R/W] B,H -000-000	R-bus expansion port function register	
000DD4 _H	EPFR20 [R/W] B,H -000-000	EPFR21 [R/W] B,H -000-000	EPFR22 [R/W] B,H 000000-0	EPFR23 [R/W] B,H -0-00000		
000DD8 _H	EPFR24 [R/W] B,H 00000000	Reserved				
000DDC _H	EPFR28 [R/W] B,H ---00000	EPFR29 [R/W] B,H 00000000	Reserved			
000DE0 _H	Reserved				Reserved	
000DE4 _H to 000DFC _H	Reserved					
000E00 _H to 000E3C _H	Reserved				Reserved	

(Continued)

Address	Register				Block	
	0	1	2	3		
000E40 _H	Reserved				R-bus pin input level selection register	
000E44 _H	Reserved					
000E48 _H	Reserved					
000E4C _H	Reserved		PILR14 [R/W] B,H ---0000	PILR15 [R/W] B,H ---0000		
000E50 _H	PILR16 [R/W] B,H 0-----	PILR17 [R/W] B,H 00000000	PILR18 [R/W] B,H ----000	PILR19 [R/W] B,H -000-000		
000E54 _H	PILR20 [R/W] B,H -000-000	PILR21 [R/W] B,H -000-000	PILR22 [R/W] B,H 000000-0	PILR23 [R/W] B,H -0-00000		
000E58 _H	PILR24 [R/W] B,H 00000000	Reserved				
000E5C _H	PILR28 [R/W] B,H ---00000	PILR29 [R/W] B,H 00000000	Reserved			
000E60 _H to 000EBC _H	Reserved					
000EC0 _H	Reserved				R-bus port pull-up/pull-down enable register	
000EC4 _H	Reserved					
000EC8 _H	Reserved					
000ECC _H	Reserved		PPER14 [R/W] B,H ---0000	PPER15 [R/W] B,H ---0000		
000ED0 _H	PPER16 [R/W] B,H 0-----	PPER17 [R/W] B,H 00000000	PPER18 [R/W] B,H ----000	PPER19 [R/W] B,H -000-000		
000ED4 _H	PPER20 [R/W] B,H -000-000	PPER21 [R/W] B,H -000-000	PPER22 [R/W] B,H 000000-0	PPER23 [R/W] B,H -0-00000		
000ED8 _H	PPER24 [R/W] B,H 00000000	Reserved				
000EDC _H	PPER28 [R/W] B,H ---00000	PPER29 [R/W] B,H 00000000	Reserved			
000EE0 _H	Reserved					

(Continued)

Address	Register				Block	
	0	1	2	3		
000EE4 _H to 000EFC _H	Reserved				Reserved	
000F00 _H	Reserved					
000F04 _H	Reserved					
000F08 _H	Reserved					
000F0C _H	Reserved		PPCR14 [R/W] B,H ----1111	PPCR15 [R/W] B,H ----1111	R-bus port pull-up/pull-down control register	
000F10 _H	PPCR16 [R/W] B,H 1-----	PPCR17 [R/W] B,H -111-111	PPCR18 [R/W] B,H 111111-1	PPCR19 [R/W] B,H -1-11111		
000F14 _H	PPCR20 [R/W] B,H -111-111	PPCR21 [R/W] B,H -111-111	PPCR22 [R/W] B,H 111111-1	PPCR23 [R/W] B,H -1-11111		
000F18 _H	PPCR24 [R/W] B,H ---11111	Reserved				
000F1C _H	PPCR28 [R/W] B,H ---11111	PPCR29 [R/W] B,H 11111111	Reserved			
000F20 _H	Reserved					
000F24 _H to 000F3C _H	Reserved				Reserved	
001000 _H	DMASA0 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				DMAC	
001004 _H	DMADA0 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
001008 _H	DMASA1 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
00100C _H	DMADA1 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
001010 _H	DMASA2 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
001014 _H	DMADA2 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					

(Continued)

Address	Register				Block	
	0	1	2	3		
001018 _H	DMASA3 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				DMAC	
00101C _H	DMADA3 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
001020 _H	DMASA4 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
001024 _H	DMADA4 [R/W] W XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
001028 _H to 007FFC _H	Reserved				Reserved	
008000 _H to 00BFFC _H	Reserved					
00C000 _H	CTRLR0 [R/W] B,H 00000000 00000001	STATR0 [R/W] B,H 00000000 00000000			CAN 0 control register	
00C004 _H	ERRCNT0 [R] B,H,W 00000000 00000000	BTR0 [R/W] B,H,W 00100011 00000001				
00C008 _H	INTR0 [R] B,H,W 00000000 00000000	TESTR0 [R/W] B,H,W 00000000 X0000000				
00C00C _H	BRPE0 [R/W] B,H,W 00000000 00000000	Reserved				
00C010 _H	IF1CREQ0 [R/W] B,H 00000000 00000001	IF1CMSK0 [R/W] B,H 00000000 00000000			CAN 0 IF 1 register	
00C014 _H	IF1MSK20 [R/W] B,H,W 11111111 11111111	IF1MSK10 [R/W] B,H,W 11111111 11111111				
00C018 _H	IF1ARB20 [R/W] B,H,W 00000000 00000000	IF1ARB10 [R/W] B,H,W 00000000 00000000				
00C01C _H	IF1MCTR0 [R/W] B,H,W 00000000 00000000	Reserved				
00C020 _H	IF1DTA10 [R/W] B,H,W 00000000 00000000	IF1DTA20 [R/W] B,H,W 00000000 00000000				
00C024 _H	IF1DTB10 [R/W] B,H,W 00000000 00000000	IF1DTB20 [R/W] B,H,W 00000000 00000000				
00C028 _H to 00C02C _H	Reserved					
00C030 _H	IF1DTA20 [R/W] B,H,W 00000000 00000000	IF1DTA10 [R/W] B,H,W 00000000 00000000				
00C034 _H	IF1DTB20 [R/W] B,H,W 00000000 00000000	IF1DTB10 [R/W] B,H,W 00000000 00000000				

(Continued)

Address	Register				Block	
	0	1	2	3		
00C038 _H to 00C03C _H	Reserved				CAN 0 IF 1 register	
00C040 _H	IF2CREQ0 [R/W] B,H 00000000 00000001		IF2CMSK0 [R/W] B,H 00000000 00000000		CAN 0 IF 2 register	
00C044 _H	IF2MSK20 [R/W] B,H,W 11111111 11111111		IF2MSK10 [R/W] B,H,W 11111111 11111111			
00C048 _H	IF2ARB20 [R/W] B,H,W 00000000 00000000		IF2ARB10 [R/W] B,H,W 00000000 00000000			
00C04C _H	IF2MCTR0 [R/W] B,H,W 00000000 00000000		Reserved			
00C050 _H	IF2DTA10 [R/W] B,H,W 00000000 00000000		IF2DTA20 [R/W] B,H,W 00000000 00000000			
00C054 _H	IF2DTB10 [R/W] B,H,W 00000000 00000000		IF2DTB20 [R/W] B,H,W 00000000 00000000			
00C058 _H to 00C05C _H	Reserved					
00C060 _H	IF2DTA20 [R/W] B,H,W 00000000 00000000		IF2DTA10 [R/W] B,H,W 00000000 00000000			
00C064 _H	IF2DTB20 [R/W] B,H,W 00000000 00000000		IF2DTB10 [R/W] B,H,W 00000000 00000000			
00C068 _H to 00C07C _H	Reserved					
00C080 _H	TREQR20 [R] B,H,W 00000000 00000000		TREQR10 [R] B,H,W 00000000 00000000		CAN 0 status flag	
00C084 _H	Reserved					
00C088 _H	Reserved					
00C08C _H	Reserved					
00C090 _H	NEWDT20 [R] B,H,W 00000000 00000000		NEWDT10 [R] B,H,W 00000000 00000000			
00C094 _H	Reserved					
00C098 _H	Reserved					
00C09C _H	Reserved					

Address	Register				Block	
	0	1	2	3		
00C0A0 _H	INTPND20 [R] B,H,W 00000000 00000000		INTPND10 [R] B,H,W 00000000 00000000		CAN 0 status flag	
00C0A4 _H	Reserved					
00C0A8 _H	Reserved					
00C0AC _H	Reserved					
00C0B0 _H	MSGVAL20 [R] B,H,W 00000000 00000000		MSGVAL10 [R] B,H,W 00000000 00000000			
00C0B4 _H	Reserved					
00C0B8 _H	Reserved					
00C0BC _H	Reserved					
00C0C0 _H to 00C0FC _H	Reserved					
00C100 _H	CTRLR1 [R/W] B,H 00000000 00000001		STATR1 [R/W] B,H 00000000 00000000		CAN 1 control register	
00C104 _H	ERRCNT1 [R] B,H,W 00000000 00000000		BTR1 [R/W] B,H,W 00100011 00000001			
00C108 _H	INTR1 [R] B,H,W 00000000 00000000		TESTR1 [R/W] B,H,W 00000000 X0000000			
00C10C _H	BRPE1 [R/W] B,H,W 00000000 00000000		Reserved			
00C110 _H	IF1CREQ1 [R/W] B,H 00000000 00000001		IF1CMSK1 [R/W] B,H 00000000 00000000		CAN 1 IF 1 register	
00C114 _H	IF1MSK21 [R/W] B,H,W 11111111 11111111		IF1MSK11 [R/W] B,H,W 11111111 11111111			
00C118 _H	IF1ARB21 [R/W] B,H,W 00000000 00000000		IF1ARB11 [R/W] B,H,W 00000000 00000000			
00C11C _H	IF1MCTR1 [R/W] B,H,W 00000000 00000000		Reserved			
00C120 _H	IF1DTA11 [R/W] B,H,W 00000000 00000000		IF1DTA21 [R/W] B,H,W 00000000 00000000			
00C124 _H	IF1DTB11 [R/W] B,H,W 00000000 00000000		IF1DTB21 [R/W] B,H,W 00000000 00000000			

(Continued)

Address	Register				Block	
	0	1	2	3		
00C128 _H to 00C12C _H	Reserved				CAN 1 IF 1 register	
00C130 _H	IF1DTA21 [R/W] B,H,W 00000000 00000000	IF1DTA11 [R/W] B,H,W 00000000 00000000				
00C134 _H	IF1DTB21 [R/W] B,H,W 00000000 00000000	IF1DTB11 [R/W] B,H,W 00000000 00000000				
00C138 _H to 00C13C _H	Reserved					
00C140 _H	IF2CREQ1 [R/W]B,H 00000000 00000001	IF2CMSK1 [R/W]B,H 00000000 00000000				
00C144 _H	IF2MSK21 [R/W]B,H,W 11111111 11111111	IF2MSK11 [R/W]B,H,W 11111111 11111111				
00C148 _H	IF2ARB21 [R/W]B,H,W 00000000 00000000	IF2ARB11 [R/W]B,H,W 00000000 00000000				
00C14C _H	IF2MCTR1 [R/W]B,H,W 00000000 00000000	Reserved				
00C150 _H	IF2DTA11 [R/W]B,H,W 00000000 00000000	IF2DTA21 [R/W]B,H,W 00000000 00000000			CAN 1 IF 2 register	
00C154 _H	IF2DTB11 [R/W]B,H,W 00000000 00000000	IF2DTB21 [R/W]B,H,W 00000000 00000000				
00C158 _H to 00C15C _H	Reserved					
00C160 _H	IF2DTA21 [R/W]B,H,W 00000000 00000000	IF2DTA11 [R/W]B,H,W 00000000 00000000				
00C164 _H	IF2DTB21 [R/W]B,H,W 00000000 00000000	IF2DTB11 [R/W]B,H,W 00000000 00000000				
00C168 _H to 00C17C _H	Reserved					
00C180 _H	TREQR21 [R]B,H,W 00000000 00000000	TREQR11 [R]B,H,W 00000000 00000000			CAN 1 status flag	
00C184 _H	Reserved					
00C188 _H	Reserved					
00C18C _H	Reserved					

(Continued)

Address	Register				Block
	0	1	2	3	
00C190 _H	NEWDT21 [R]B,H,W 00000000 00000000		NEWDT11 [R]B,H,W 00000000 00000000		
00C194 _H		Reserved			
00C198 _H		Reserved			
00C19C _H		Reserved			
00C1A0 _H	INTPND21 [R]B,H,W 00000000 00000000		INTPND11 [R]B,H,W 00000000 00000000		
00C1A4 _H		Reserved			
00C1A8 _H		Reserved			
00C1AC _H		Reserved			
00C1B0 _H	MSGVAL21 [R]B,H,W 00000000 00000000		MSGVAL11 [R]B,H,W 00000000 00000000		
00C1B4 _H		Reserved			
00C1B8 _H		Reserved			
00C1BC _H		Reserved			
00C1C0 _H to 00C1FC _H		Reserved			
00F000 _H to 00FFFC _H		Reserved			Reserved
010000 _H to 013FFC _H		Cache TAG way 1 (010000 _H to 0107FC _H)			
014000 _H to 017FFC _H		Cache TAG way 2 (014000 _H to 0147FC _H)			
018000 _H to 01BFFC _H		Cache RAM way 1 (018000 _H to 0187FC _H)			Instruction cache
01C000 _H to 01FFFC _H		Cache RAM way 2 (01C000 _H to 01C7FC _H)			

(Continued)

(Continued)

Address	Register				Block	
	0	1	2	3		
020000 _H to 02FFFC _H	Reserved				Reserved	
030000 _H to 03FFFC _H	I/D-RAM: 64 Kbytes (instruction access is 0 wait cycle, data access is 1 wait cycle)				I/D-RAM 64 Kbytes	
040000 _H to 07FFFC _H	External memory area (256 Kbytes)				External bus	
080000 _H to 0BFFFC _H	External memory area (256 Kbytes)					
0C0000 _H to 0FFFF4 _H	External memory area (256 Kbytes)					
0FFFF8 _H	FMV [R]				Reset vector/ mode vector	
0FFFFC _H	FRV [R]					
100000 _H to 13FFFC _H	External memory area (256 Kbytes)				External bus	
140000 _H to 17FFFC _H	External memory area (256 Kbytes)					
180000 _H to 1BFFFC _H	External memory area (256 Kbytes)					
1C0000 _H to 1FFFC _H	External memory area (256 Kbytes)					
200000 _H to 2FFFC _H	External memory area (1 Mbyte)					
300000 _H to 3FFFC _H	External memory area (1 Mbyte)					

*1 : The lower 16 bits (DTC15 to DTC0) of DMACA0 to DMACA4 cannot be accessed in bytes.

*2 : ACR0[11:10] depends on the mode vector fetch information on bus width.

*3 : TCR[3:0] INIT value = 0000, the value is kept after RST.

12. Interrupt Source Table

Interrupt source	Interrupt number		Interrupt level		Offset	TBR default address	Resource number ^{*1}
	Decimal	Hexa-decimal	Setting register	Register address			
Reset	0	00	–	–	3FC _H	000FFFFC _H	2
Mode vector	1	01	–	–	3F8 _H	000FFFF8 _H	3
System reserved	2	02	–	–	3F4 _H	000FFFF4 _H	–
System reserved	3	03	–	–	3F0 _H	000FFFF0 _H	–
System reserved	4	04	–	–	3EC _H	000FFFEC _H	–
System reserved	5	05	–	–	3E8 _H	000FFFE8 _H	–
System reserved	6	06	–	–	3E4 _H	000FFFE4 _H	–
Coprocessor absent trap	7	07	–	–	3E0 _H	000FFFE0 _H	–
Coprocessor error trap	8	08	–	–	3DC _H	000FFFDC _H	–
INTE instruction	9	09	–	–	3D8 _H	000FFFD8 _H	–
Instruction break exception	10	0A	–	–	3D4 _H	000FFFD4 _H	–
Operand break trap	11	0B	–	–	3D0 _H	000FFFD0 _H	–
Step trace trap	12	0C	–	–	3CC _H	000FFFC _H	–
NMI request (tool)	13	0D	–	–	3C8 _H	000FFFC8 _H	–
Undefined instruction exception	14	0E	–	–	3C4 _H	000FFFC4 _H	–
NMI request	15	0F	15 (F) fixed	15 (F) fixed	3C0 _H	000FFFC0 _H	–
External interrupt 0	16	10	ICR00	440 _H	3BC _H	000FFFBC _H	–
External interrupt 1	17	11			3B8 _H	000FFF8 _H	–
External interrupt 2	18	12	ICR01	441 _H	3B4 _H	000FFF84 _H	–
External interrupt 3	19	13			3B0 _H	000FFF80 _H	–
External interrupt 4	20	14	ICR02	442 _H	3AC _H	000FFFAC _H	–
External interrupt 5	21	15			3A8 _H	000FFF88 _H	–
External interrupt 6	22	16	ICR03	443 _H	3A4 _H	000FFF84 _H	–
External interrupt 7	23	17			3A0 _H	000FFF80 _H	–
External interrupt 8	24	18	ICR04	444 _H	39C _H	000FFF9C _H	–
External interrupt 9	25	19			398 _H	000FFF98 _H	–
External interrupt 10	26	1A	ICR05	445 _H	394 _H	000FFF94 _H	–
External interrupt 11	27	1B			390 _H	000FFF90 _H	–
External interrupt 12	28	1C	ICR06	446 _H	38C _H	000FFF8C _H	–
External interrupt 13	29	1D			388 _H	000FFF88 _H	–
External interrupt 14	30	1E	ICR07	447 _H	384 _H	000FFF84 _H	–
External interrupt 15	31	1F			380 _H	000FFF80 _H	–

(Continued)

Interrupt source	Interrupt number		Interrupt level		Offset	TBR default address	Resource number ^{*1}
	Decimal	Hexa-decimal	Setting register	Register address			
Reload timer 0	32	20	ICR08	448 _H	37C _H	000FFF7C _H	4
Reload timer 1	33	21			378 _H	000FFF78 _H	5
Reload timer 2	34	22	ICR09	449 _H	374 _H	000FFF74 _H	—
Reload timer 3	35	23			370 _H	000FFF70 _H	—
System reserved	36	24	ICR10	44A _H	36C _H	000FFF6C _H	—
System reserved	37	25			368 _H	000FFF68 _H	—
System reserved	38	26	ICR11	44B _H	364 _H	000FFF64 _H	—
Reload timer 7	39	27			360 _H	000FFF60 _H	—
Free-run timer 0	40	28	ICR12	44C _H	35C _H	000FFF5C _H	—
Free-run timer 1	41	29			358 _H	000FFF58 _H	—
Free-run timer 2	42	2A	ICR13	44D _H	354 _H	000FFF54 _H	—
Free-run timer 3	43	2B			350 _H	000FFF50 _H	—
System reserved	44	2C	ICR14	44E _H	34C _H	000FFF4C _H	—
System reserved	45	2D			348 _H	000FFF48 _H	—
System reserved	46	2E	ICR15	44F _H	344 _H	000FFF44 _H	—
System reserved	47	2F			340 _H	000FFF40 _H	—
CAN0	48	30	ICR16	450 _H	33C _H	000FFF3C _H	—
CAN1	49	31			338 _H	000FFF38 _H	—
System reserved	50	32	ICR17	451 _H	334 _H	000FFF34 _H	—
System reserved	51	33			330 _H	000FFF30 _H	—
System reserved	52	34	ICR18	452 _H	32C _H	000FFF2C _H	—
System reserved	53	35			328 _H	000FFF28 _H	—
LIN-UART 0 RX	54	36	ICR19	453 _H	324 _H	000FFF24 _H	6
LIN-UART 0 TX	55	37			320 _H	000FFF20 _H	7
LIN-UART 1 RX	56	38	ICR20	454 _H	31C _H	000FFF1C _H	8
LIN-UART 1 TX	57	39			318 _H	000FFF18 _H	9
LIN-UART 2 RX	58	3A	ICR21	455 _H	314 _H	000FFF14 _H	—
LIN-UART 2 TX	59	3B			310 _H	000FFF10 _H	—
LIN-UART 3 RX	60	3C	ICR22	456 _H	30C _H	000FFF0C _H	—
LIN-UART 3 TX	61	3D			308 _H	000FFF08 _H	—
System reserved	62	3E	ICR23 ^{*3}	457 _H	304 _H	000FFF04 _H	—
Delay interrupt	63	3F			300 _H	000FFF00 _H	—

(Continued)

Interrupt source	Interrupt num-ber		Interrupt level		Offset	TBR default address	Resource number ^{*1}
	Deci-mal	Hexa-decimal	Setting register	Register address			
System reserved ^{*2}	64	40	(ICR24)	458 _H	2FC _H	000FFEEFC _H	–
System reserved ^{*2}	65	41			2F8 _H	000FFEF8 _H	–
LIN-UART 4 RX	66	42	ICR25	459 _H	2F4 _H	000FFEF4 _H	10
LIN-UART 4 TX	67	43			2F0 _H	000FFEF0 _H	11
LIN-UART 5 RX	68	44	ICR26	45A _H	2EC _H	000FFEEC _H	12
LIN-UART 5 TX	69	45			2E8 _H	000FFEE8 _H	13
LIN-UART 6 RX	70	46	ICR27	45B _H	2E4 _H	000FFEE4 _H	–
LIN-UART 6 TX	71	47			2E0 _H	000FFEE0 _H	–
System reserved	72	48	ICR28	45C _H	2DC _H	000FFEDC _H	–
System reserved	73	49			2D8 _H	000FFED8 _H	–
I ² C_0/I ² C_2	74	4A	ICR29	45D _H	2D4 _H	000FFED4 _H	–
I ² C_1/I ² C_3	75	4B			2D0 _H	000FFED0 _H	–
System reserved	76	4C	ICR30	45E _H	2CC _H	000FFEC _H	–
System reserved	77	4D			2C8 _H	000FFEC8 _H	–
System reserved	78	4E	ICR31	45F _H	2C4 _H	000FFEC4 _H	–
System reserved	79	4F			2C0 _H	000FFEC0 _H	–
System reserved	80	50	ICR32	460 _H	2BC _H	000FFEB _H	–
System reserved	81	51			2B8 _H	000FFEB8 _H	–
System reserved	82	52	ICR33	461 _H	2B4 _H	000FFEB4 _H	–
System reserved	83	53			2B0 _H	000FFEB0 _H	–
System reserved	84	54	ICR34	462 _H	2AC _H	000FFEA _H	–
System reserved	85	55			2A8 _H	000FFEA8 _H	–
System reserved	86	56	ICR35	463 _H	2A4 _H	000FFEA4 _H	–
System reserved	87	57			2A0 _H	000FFEA0 _H	–
System reserved	88	58	ICR36	464 _H	29C _H	000FFE9C _H	–
System reserved	89	59			298 _H	000FFE98 _H	–
System reserved	90	5A	ICR37	465 _H	294 _H	000FFE94 _H	–
System reserved	91	5B			290 _H	000FFE90 _H	–
Input capture 0	92	5C	ICR38	466 _H	28C _H	000FFE8C _H	–
Input capture 1	93	5D			288 _H	000FFE88 _H	–
Input capture 2	94	5E	ICR39	467 _H	284 _H	000FFE84 _H	–
Input capture 3	95	5F			280 _H	000FFE80 _H	–

(Continued)

Interrupt source	Interrupt number		Interrupt level		Offset	TBR default address	Resource number ^{*1}
	Decimal	Hexa-decimal	Setting register	Register address			
System reserved	96	60	ICR40	468 _H	27C _H	000FFE7C _H	—
System reserved	97	61			278 _H	000FFE78 _H	—
System reserved	98	62	ICR41	469 _H	274 _H	000FFE74 _H	—
System reserved	99	63			270 _H	000FFE70 _H	—
Output compare 0	100	64	ICR42	46A _H	26C _H	000FFE6C _H	—
Output compare 1	101	65			268 _H	000FFE68 _H	—
Output compare 2	102	66	ICR43	46B _H	264 _H	000FFE64 _H	—
Output compare 3	103	67			260 _H	000FFE60 _H	—
System reserved	104	68	ICR44	46C _H	25C _H	000FFE5C _H	—
System reserved	105	69			258 _H	000FFE58 _H	—
System reserved	106	6A	ICR45	46D _H	254 _H	000FFE54 _H	—
System reserved	107	6B			250 _H	000FFE50 _H	—
System reserved	108	6C	ICR46	46E _H	24C _H	000FFE4C _H	—
System reserved	109	6D			248 _H	000FFE48 _H	—
System reserved	110	6E	ICR47 ^{*3}	46F _H	244 _H	000FFE44 _H	—
System reserved	111	6F			240 _H	000FFE40 _H	—
PPG0	112	70	ICR48	470 _H	23C _H	000FFE3C _H	15
PPG1	113	71			238 _H	000FFE38 _H	—
PPG2	114	72	ICR49	471 _H	234 _H	000FFE34 _H	—
PPG3	115	73			230 _H	000FFE30 _H	—
PPG4	116	74	ICR50	472 _H	22C _H	000FFE2C _H	—
PPG5	117	75			228 _H	000FFE28 _H	—
PPG6	118	76	ICR51	473 _H	224 _H	000FFE24 _H	—
PPG7	119	77			220 _H	000FFE20 _H	—
System reserved	120	78	ICR52	474 _H	21C _H	000FFE1C _H	—
System reserved	121	79			218 _H	000FFE18 _H	—
System reserved	122	7A	ICR53	475 _H	214 _H	000FFE14 _H	—
System reserved	123	7B			210 _H	000FFE10 _H	—
System reserved	124	7C	ICR54	476 _H	20C _H	000FFE0C _H	—
System reserved	125	7D			208 _H	000FFE08 _H	—
System reserved	126	7E	ICR55	477 _H	204 _H	000FFE04 _H	—
System reserved	127	7F			200 _H	000FFE00 _H	—

(Continued)

(Continued)

Interrupt source	Interrupt num-ber		Interrupt level		Offset	TBR default address	Resource number ^{*1}
	Deci-mal	Hexa-decimal	Setting register	Register address			
System reserved	128	80	ICR56	478 _H	1FC _H	000FFDFC _H	–
System reserved	129	81			1F8 _H	000FFDF8 _H	–
System reserved	130	82	ICR57	479 _H	1F4 _H	000FFDF4 _H	–
System reserved	131	83			1F0 _H	000FFDF0 _H	–
Real-time clock	132	84	ICR58	47A _H	1EC _H	000FFDEC _H	–
System reserved	133	85			1E8 _H	000FFDE8 _H	–
A/D converter 0	134	86	ICR59	47B _H	1E4 _H	000FFDE4 _H	14
System reserved	135	87			1E0 _H	000FFDE0 _H	–
System reserved	136	88	ICR60	47C _H	1DC _H	000FFDDC _H	–
System reserved	137	89			1D8 _H	000FFDD8 _H	–
System reserved	138	8A	ICR61	47D _H	1D4 _H	000FFDD4 _H	–
System reserved	139	8B			1D0 _H	000FFDD0 _H	–
Time base overflow	140	8C	ICR62	47E _H	1CC _H	000FFDCC _H	–
PLL clock gear	141	8D			1C8 _H	000FFDC8 _H	–
DMA controller	142	8E	ICR63	47F _H	1C4 _H	000FFDC4 _H	–
Main/sub oscillation stabilization wait	143	8F			1C0 _H	000FFDC0 _H	–
System reserved	144	90	–	–	1BC _H	000FFDBC _H	–
Used by INT instruction	145	91	–	–	1B8 _H	000FFDB8 _H	–
	255	FF	–	–	000 _H	000FFC00 _H	–

*1 : The peripheral resources to which RN (Resource Number) is assigned are capable of being DMA transfer activation sources. In addition, RN has a one-to-one correspondence with an IS (Input Source) of the DMAC channel control register A(DMACA0 to DMACA4), and the IS (Input Source) can be obtained by representing RN in a binary number and adding “1” to the head of it.

*2 : Used by REALOS

*3 : ICR23 and ICR47 are interchangeable by setting REALOS bit (address 0C03_H ISO[0]).

13. Electrical Characteristics

13.1 Absolute maximum rating

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply voltage 1* ¹	V _{CC3}	V _{SS} - 0.5	V _{SS} + 4.0	V	
Power supply voltage 2* ¹	V _{CC5}	V _{SS} - 0.5	V _{SS} + 6.0	V	
Analog power supply voltage* ¹	AV _{CC3}	V _{SS} - 0.5	V _{SS} + 4.0	V	*2
Analog power supply voltage* ¹	AVRH	V _{SS} - 0.5	V _{SS} + 4.0	V	*2
Input voltage 1* ¹	V _{I1}	V _{SS} - 0.3	V _{CC3} + 0.3	V	*3
Input voltage 2* ¹	V _{I2}	V _{SS} - 0.3	V _{CC5} + 0.3	V	*3
Analog pin input voltage* ¹	V _{IA}	V _{SS} - 0.3	AV _{CC3} + 0.3	V	
Output voltage 1* ¹	V _{O1}	V _{SS} - 0.3	V _{CC3} + 0.3	V	*3
Output voltage 2* ¹	V _{O2}	V _{SS} - 0.3	V _{CC5} + 0.3	V	*3
Maximum clamp current	I _{CLAMP}	- 2.0	+ 2.0	mA	*7
Total maximum clamp current	$\Sigma I_{CLAMP} $	-	20	mA	*7
"L" level maximum output current	I _{OL}	-	10	mA	*4
"L" level average output current	I _{OLAV}	-	8	mA	*5
"L" level total maximum output current	ΣI_{OL}	-	100	mA	
"L" level total average output current	ΣI_{OLAV}	-	50	mA	*6
"H" level maximum output current	I _{OL}	-	- 10	mA	*4
"H" level average output current	I _{OHAV}	-	- 4	mA	*5
"H" level total maximum output current	ΣI_{OH}	-	- 50	mA	
"H" level total average output current	ΣI_{OHAV}	-	- 20	mA	*6
Power consumption	P _D	-	1000	mW	
Operation temperature	T _A	- 40	+ 85	°C	
Storage temperature	T _{STG}	- 55	+ 125	°C	

*1 : The parameter is based on V_{SS} = AV_{SS} = 0.0 V.

*2 : Do not let AV_{CC3} and AVRH exceed V_{CC}+0.3 [V], for example, when the power is turned on.

Also, do not let AV_{CC3} exceed V_{CC3}.

*3 : V_I and V_O should not exceed "V_{CC}+0.3 V". However if the maximum current to/from a input is limited by some means with external components, the I_{CLAMP} rating supersedes the V_I rating.

*4 : Maximum output current is defined as the value of the peak current flowing through any one of the corresponding pins.

*5 : Average output current is defined as the value of the average current flowing through any one of the corresponding pins for a 100 ms period.


*6 : Total average output current is defined as the value of the average current flowing through all of the corresponding pins for a 100 ms period.

(Continued)

(Continued)

- *7 : • Corresponding pins: Pin number 2, 3, 116, 117, 120 to 125, 134 to 145, 148 to 160, 163 to 175
- Use within recommended operating conditions.
 - Use at DC voltage (current).
 - The +B signal is an input signal exceeding V_{CC} voltage. The +B signal should always be applied by connecting a limiting resistor between the +B signal and the microcontroller.
 - The value of the limiting resistor should be set so that the current input to the microcontroller pin does not exceed rated values at any time regardless of instantaneously or constantly when the +B signal is input.
 - Note that when the microcontroller drive current is low, such as in the low power consumption modes, the +B input potential can increase the potential at the V_{CC} pin via a protective diode, possibly affecting other devices.
 - Note that if the +B signal is input when the microcontroller is off (not fixed at 0 V), since the power is supplied through the pin, the microcontroller may operate incompletely.
 - Note that if the +B signal is input at power-on, since the power is supplied through the pin, the power supply voltage may become the voltage at which a power-on reset does not work.
 - Do not leave +B input pin open.
 - Note that analog input/output pins cannot accept +B signal input.
 - Example of recommended circuit :

- Input/output equivalent circuit



WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

13.2 Recommended operating conditions


 $(V_{SS} = AV_{SS} = 0.0 \text{ V})$

Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
Power supply voltage	V_{CC5}	4.5	–	5.5	V	
	V_{CC3}	3.0	–	3.6	V	
	AV_{CC3}	3.0	–	3.6	V	
Smoothing capacitor	C_S	–	4.7 (accuracy within $\pm 50\%$)	–	μF	Use a ceramic capacitor or a capacitor having the similar frequency characteristic. For a smoothing capacitor of VCC pin, use one having a capacitance value greater than C_S .
Operating temperature	T_A	– 40	–	+ 85	$^{\circ}\text{C}$	

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.



13.3 DC characteristics

($V_{CC5} = 4.5 \text{ V to } 5.5 \text{ V}$, $V_{CC3} = 3.0 \text{ V to } 3.6 \text{ V}$, $V_{SS} = AV_{SS} = 0 \text{ V}$, $T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$)

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
"H" level input voltage	V_{IH1}	P14_0 to P14_3, P15_0 to P15_3, P16_7, P17_0 to P17_7, P18_0 to P18_2, P19_0 to P19_2, P19_4 to P19_6, P20_0 to P20_2, P20_4 to P20_6, P21_0 to P21_2, P21_4 to P21_6, P22_0, P22_2, P22_3, P23_0 to P23_4, P23_6, P24_0 to P24_3, P24_6, P24_7, P28_0 to P28_4, P29_0 to P29_7, NMI, BREAK, MD0 to MD3	–	$0.8 \times V_{CC}$	–	$V_{CC} + 0.3$	V	CMOS hysteresis input* ¹
	V_{IH2}	P14_0 to P14_3, P15_0 to P15_3, P16_7, P17_0 to P17_7, P18_0 to P18_2, P19_0 to P19_2, P19_4 to P19_6, P20_0 to P20_2, P20_4 to P20_6, P21_0 to P21_2, P21_4 to P21_6, P22_0, P22_2, P22_3, P23_0 to P23_4, P23_6, P24_0 to P24_3, P24_6, P24_7, P28_0 to P28_4, P29_0 to P29_7, D16 to D31, DREQ0, RDY, BRQ, ICD0 to ICD3	–	$0.7 \times V_{CC}$	–	$V_{CC} + 0.3$	V	CMOS input* ¹
	V_{IH3}	P22_4 to P22_7, P24_4, P24_5	–	$0.7 \times V_{CC}$	–	$V_{CC5} + 0.3$	V	I ² C input* ²

(Continued)

$(V_{CC5} = 4.5 \text{ V to } 5.5 \text{ V}, V_{CC3} = 3.0 \text{ V to } 3.6 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, T_A = -40^\circ\text{C to } +85^\circ\text{C})$

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
“L” level input voltage	V _{IL1}	P14_0 to P14_3, P15_0 to P15_3, P16_7, P17_0 to P17_7, P18_0 to P18_2, P19_0 to P19_2, P19_4 to P19_6, P20_0 to P20_2, P20_4 to P20_6, P21_0 to P21_2, P21_4 to P21_6, P22_0, P22_2, P22_3, P23_0 to P23_4, P23_6, P24_0 to P24_3, P24_6, P24_7, P28_0 to P28_4, P29_0 to P29_7, NMI, BREAK, MD0 to MD3	–	V _{SS} -0.3	–	0.2 × V _{CC}	V	CMOS hysteresis input ^{*1}
	V _{IL2}	P14_0 to P14_3, P15_0 to P15_3, P16_7, P17_0 to P17_7, P18_0 to P18_2, P19_0 to P19_2, P19_4 to P19_6, P20_0 to P20_2, P20_4 to P20_6, P21_0 to P21_2, P21_4 to P21_6, P22_0, P22_2, P22_3, P23_0 to P23_4, P23_6, P24_0 to P24_3, P24_6, P24_7, P28_0 to P28_4, P29_0 to P29_7, D16 to D31, DREQ0, RDY, BRQ, ICD0 to ICD3	–	V _{SS} -0.3	–	0.3 × V _{CC}	V	CMOS input ^{*1}
	V _{IL3}	P22_4 to P22_7, P24_4, P24_5	–	V _{SS} -0.3	–	0.3 × V _{CC3}	V	I ² C input ^{*2}

(Continued)

$(V_{CC5} = 4.5 \text{ V to } 5.5 \text{ V}, V_{CC3} = 3.0 \text{ V to } 3.6 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, T_A = -40^\circ\text{C to } +85^\circ\text{C})$

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
“H” level output voltage	V _{OH1}	P14_0 to P14_3, P15_0 to P15_3, P17_0 to P17_3, P18_0 to P18_2, P19_0 to P19_2, P19_4 to P19_6, P20_0 to P20_2, P20_4 to P20_6, P21_0 to P21_2, P21_4 to P21_6, P22_0, P22_2, P22_3, P23_0 to P23_4, P23_6, P24_0 to P24_3, P24_6, P24_7	V _{CC} = 5.0 V, I _{OH} = 4.0 mA/ V _{CC} = 3.3 V, I _{OH} = 2.0 mA	V _{CC} -0.5	–	–	V	3.3 V, 5 V switch pin ^{*3}
	V _{OH2}	P16_7, P17_4 to P17_7, P28_0 to P18_4, P29_0 to P19_7, D16 to D31, ICD0 to ICD3, A00 to A23, <u>AS, BGRNT,</u> CS0 to CS4, DACK0, DEOP0, ICLK, ICS0 to ICS2, IORD, <u>IOWR, RD,</u> <u>SYSCLK, WDRESET,</u> WR0, WR1	V _{CC3} = 3.3 V, I _{OH} = 4.0 mA	V _{CC3} -0.5	–	–	V	3.3 V dedicated pin

(Continued)

$(V_{CC5} = 4.5 \text{ V to } 5.5 \text{ V}, V_{CC3} = 3.0 \text{ V to } 3.6 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, T_A = -40^\circ\text{C to } +85^\circ\text{C})$

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
“L” level output voltage	V _{OL1}	P14_0 to P14_3, P15_0 to P15_3, P17_0 to P17_3, P18_0 to P18_2, P19_0 to P19_2, P19_4 to P19_6, P20_0 to P20_2, P20_4 to P20_6, P21_0 to P21_2, P21_4 to P21_6, P22_0, P22_2, P22_3, P23_0 to P23_4, P23_6, P24_0 to P24_3, P24_6, P24_7	V _{CC} = 5.0 V, I _{OL} = 4.0 mA/ V _{CC} = 3.3 V, I _{OL} = 2.0 mA	–	–	0.4	V	3.3 V, 5 V switch pin ^{*3}
	V _{OL2}	P16_7, P17_4 to P17_7, P28_0 to P28_4, P29_0 to P29_7, D16 to D31, ICD0 to ICD3, A00 to A23, AS, BGRNT, CS0 to CS4, DACK0, DEOP0, ICLK, ICS0 to ICS2, IORD, IOWR, RD, SYSCLK, WDRESET, WR0, WR1	V _{CC3} = 3.3 V, I _{OL} = 4.0 mA	–	–	0.4	V	3.3 V dedicated pin
	V _{OL3}	P22_4 to P22_7, P24_4, P24_5	V _{CC3} = 3.3 V, I _{OL} = 3.0 mA	–	–	0.4	V	I ² C output
Input leak current	I _{IL}	All input pins	V _{CC} = DV _{CC} = AV _{CC} = 5.0 V, V _{SS} < V _I < V _{CC}	–5	–	+5	µA	
Pull-up resistance value	P _{UP}	$\overline{\text{INIT}}$, pull-up pin	–	25	50	100	kΩ	
Pull-down resistance value	P _{DOWN}	MD3, pull-down pin	–	25	50	100	kΩ	

(Continued)

(Continued)

($V_{CC5} = 4.5 \text{ V to } 5.5 \text{ V}$, $V_{CC3} = 3.0 \text{ V to } 3.6 \text{ V}$, $V_{SS} = AV_{SS} = 0 \text{ V}$, $T_A = -40 \text{ }^\circ\text{C to } +85 \text{ }^\circ\text{C}$)

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Power supply current	I_{CC3}	VCC3	CPU core : 80 MHz, External bus : 40 MHz (no-load) Peripheral macro : 10 MHz CAN : 20 MHz	–	120	150	mA	
	I_{CC5}	VCC5	–		15	20	mA	
	I_{CCH}	VCC3	$T_A = +85 \text{ }^\circ\text{C}$	–	1	3	mA	At stop
		VCC3	$T_A = +85 \text{ }^\circ\text{C}$	–	10	50	μA	At shutdown
Input capacitance	C_{IN}	Except VCC3, VCC5, VSS, AVCC, AVSS, AVRH	$f = 1 \text{ MHz}$	–	5	15	pF	

*1 : For a pin which can select the I/O power supply between 3.3 V and 5 V, the value is based on the power supply voltage currently used.
Although 5 V input is possible for TRST, the input becomes CMOS hysteresis based on the input threshold value V_{CC3} .

*2 : Although 5 V input is possible for I²C pin, the input is made based on the input threshold value V_{CC3} .


*3 : For a pin which can select the I/O power supply between 3.3 V and 5 V, the drive capability changes depending on the power supply voltage.

13.4 AC characteristics

13.4.1 Clock timing

($V_{CC3} = 3.0 \text{ V to } 3.6 \text{ V}$, $V_{CC5} = 4.5 \text{ V to } 5.5 \text{ V}$, $V_{SS} = AV_{SS} = 0 \text{ V}$, $T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$)

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Clock frequency	f_C	X0 X1	–	10	18.5	20	MHz	
Clock cycle time	t_C	X0 X1		50	54	100	ns	
Internal operation clock frequency	f_{CP}	–	–	4.6	–	80	MHz	CPU
	f_{CPP}			4.6	–	20	MHz	Peripheral
	f_{CPT}			4.6	–	40	MHz	External bus
	f_{CAN}			–	–	20	MHz	Clock after divided by CAN prescaler
Internal operation clock cycle time	t_{CP}	–	–	12.5	–	217	ns	CPU
	t_{CPP}			50	–	217	ns	Peripheral
	t_{CPT}			26.7	–	217	ns	External bus
	t_{CAN}			50	–	–	ns	Clock after divided by CAN prescaler




13.4.2 Clock output timing

($V_{CC5} = 4.5 \text{ V to } 5.5 \text{ V}$, $V_{CC3} = 3.0 \text{ V to } 3.6 \text{ V}$, $V_{SS} = AV_{SS} = 0 \text{ V}$, $T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min	Max		
Cycle time	t_{CYC}	SYSCLK	–	t_{CPT}	–	ns	*
$SYSCLK \uparrow \rightarrow SYSCLK \downarrow$	t_{CHCL}	SYSCLK		12.5	108.5	ns	
$SYSCLK \downarrow \rightarrow SYSCLK \uparrow$	t_{CLCH}	SYSCLK		12.5	108.5	ns	


* : t_{CYC} is the frequency of 1 clock cycle.



13.4.3 Reset input ratings

($V_{CC5} = 4.5 \text{ V to } 5.5 \text{ V}$, $V_{CC3} = 3.0 \text{ V to } 3.6 \text{ V}$, $V_{SS} = AV_{SS} = 0 \text{ V}$, $T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$)

Parameter	Symbol	Pin name	Condition	Value		Unit
				Min	Max	
INIT input time (at power-on, at return from shutdown mode)	t_{INTL}	$\overline{\text{INIT}}$	–	8	–	ms
INIT input time (other than the above)				20	–	μs



13.4.4 Interrupt characteristics for recover from shutdown


($V_{CC5} = 4.5 \text{ V to } 5.5 \text{ V}$, $V_{CC3} = 3.0 \text{ V to } 3.6 \text{ V}$, $V_{SS} = AV_{SS} = 0 \text{ V}$, $T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$)

Parameter	Condition	Value		Unit
		Min	Max	
Interrupt input time (If using level interrupt during recover from shutdown)	–	500	–	μs

13.4.5 Normal bus access read/write operation
 $(V_{CC3} = 3.0 \text{ V to } 3.6 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, T_A = -40^\circ\text{C to } +85^\circ\text{C})$

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks	
				Min	Max			
CS0 to CS4 setup	t_{CSLCH}	<u>SYSCLK</u> CS0 to CS4		3	–	ns		
	t_{CSDLCH}			– 3	–	ns		
CS0 to CS4 hold	t_{CHCSH}			3	$t_{CYC}/2 + 6$	ns		
Address setup	t_{ASCH}	SYSCLK A23 to A00		3	–	ns		
	t_{ASWL}	<u>WR0</u> , <u>WR1</u> A23 to A00		3	–	ns		
	t_{ASRL}	<u>RD</u> A23 to A00		3	–	ns		
Address hold	t_{CHAX}	SYSCLK A23 to A00		3	$t_{CYC}/2 + 6$	ns		
	t_{WHAX}	<u>WR0</u> , <u>WR1</u> A23 to A00		3	–	ns		
	t_{RHAX}	<u>RD</u> A23 to A00		3	–	ns		
Valid address/valid data input time	t_{AVDV}	A23 to A00 D31 to D16		–	$3/2 \times t_{CYC} - 15$	ns	*	
<u>WR0</u> , <u>WR1</u> delay time	t_{CHWL}	<u>SYSCLK</u> <u>WR0</u> , <u>WR1</u>		–	6	ns		
	t_{CHWH}			–	6	ns		
Data setup time (WRn rising)	t_{DSWH}	D31 to D16 <u>WR0</u> , <u>WR1</u>		$t_{CYC} - 3$	–	ns		
Data hold time (WRn rising)	t_{WHDX}	D31 to D16 <u>WR0</u> , <u>WR1</u>		3	–	ns		
WR0, WR1 minimum pulse width	t_{WLWH}	<u>WR0</u> , <u>WR1</u>		$t_{CYC} - 3$	–	ns		
RD delay time	t_{CHRL}	<u>SYSCLK</u> <u>RD</u>		–	6	ns		
	t_{CHRH}			–	6	ns		
Data setup time (RD rising)	t_{DSRH}	D31 to D16 RD		20	–	ns		
Data hold time (RD rising)	t_{RHDX}	D31 to D16 RD		0	–	ns		
RD minimum pulse width	t_{RLRH}	RD		$t_{CYC} - 3$	–	ns		
AS setup	t_{ASLCH}	<u>SYSCLK</u> AS		3	–	ns		
AS hold	t_{CHASH}			3	$t_{CYC}/2 + 6$	ns		


* : When the bus timing is delayed by automatic wait insertion or RDY input, add the time ($t_{CYC} \times$ the number of cycles added for the delay) to this rating.



13.4.6 Ready input timing

($V_{CC3} = 3.0 \text{ V to } 3.6 \text{ V}$, $V_{SS} = AV_{SS} = 0 \text{ V}$, $T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$)

Parameter	Symbol	Pin name	Condition	Value		Unit
				Min	Max	
RDY setup time → SYSCLK ↓	t_{RDYS}	SYSCLK RDY	-	10	-	ns
SYSCLK ↑ → RDY hold time	t_{RDYH}	SYSCLK RDY		0	-	ns




13.4.7 Hold timing

($V_{CC3} = 3.0 \text{ V to } 3.6 \text{ V}$, $V_{SS} = AV_{SS} = 0 \text{ V}$, $T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$)

Parameter	Symbol	Pin name	Condition	Value		Unit
				Min	Max	
BGRNT delay time	t_{CHBGL}	SYSCLK BGRNT	-	-	10	ns
	t_{CHBGH}			-	10	ns
BGRNT rising from pin floating	t_{XHAL}	-	-	$t_{CYC} - 10$	$t_{CYC} + 10$	ns
BGRNT rising from pin valid	t_{HAHV}	BGRNT		$t_{CYC} - 10$	$t_{CYC} + 10$	ns

Note : After a BRQ is captured, a minimum of 1 cycle is required before BGRNT changes.



13.4.8 LIN-UART timing


($V_{CC3} = 3.0 \text{ V to } 3.6 \text{ V}$, $V_{CC5} = 4.5 \text{ V to } 5.5 \text{ V}$, $V_{SS} = AV_{SS} = 0 \text{ V}$, $T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$)

Parameter	Symbol	Pin name	Condition	Value		Unit
				Min	Max	
Serial clock cycle time	t_{SCYC}	SCK0 to SCK6	Internal shift clock mode	$5t_{CYCP}$	–	ns
SCK ↓ → SOT delay time	t_{SLOV}	SCK0 to SCK6, SOT0 to SOT6		– 50	+ 50	ns
Valid SIN → SCK ↑	t_{IVSH}	SCK0 to SCK6, SIN0 to SIN6		$t_{CYCP} + 80$	–	ns
SCK ↑ → valid SIN hold time	t_{SHIX}	SCK0 to SCK6, SIN0 to SIN6		0	–	ns
Serial clock "H" pulse width	t_{SHSL}	SCK0 to SCK6	External shift clock mode	$t_{CYCP} + 10$	–	ns
Serial clock "L" pulse width	t_{SLSH}	SCK0 to SCK6		$3t_{CYCP}$	–	ns
SCK ↓ → SOT delay time	t_{SLOV}	SCK0 to SCK6, SOT0 to SOT6		–	150	ns
Valid SIN → SCK ↑	t_{IVSH}	SCK0 to SCK6, SIN0 to SIN6		30	–	ns
SCK ↑ → valid SIN hold time	t_{SHIX}	SCK0 to SCK6, SIN0 to SIN6		$t_{CYCP} + 30$	–	ns
SCK rising time	t_F	SCK0 to SCK6		–	10	ns
SCK falling time	t_R	SCK0 to SCK6		–	10	ns


Notes : • Above values are AC characteristics for CLK synchronous mode.

• t_{CYCP} is the cycle time of the peripheral clock.

■ Internal shift clock mode



■ External shift clock mode




13.4.9 DMA controller timing

($V_{CC3} = 3.0 \text{ V to } 3.6 \text{ V}$, $V_{SS} = AV_{SS} = 0 \text{ V}$, $T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$)

Parameter	Symbol	Pin name	Condition	Value		Unit	
				Min	Max		
DREQ0 input pulse	t_{DRWH}	DREQ0	-	–	10	ns	
DACK0 delay time	t_{CLDL}	DACK0		–	10	ns	
	t_{CLDH}			–	10	ns	
DEOP0 delay time	t_{CLEL}	DEOP0		–	10	ns	
	t_{CLEH}			–	10	ns	
\overline{IORD} delay time	t_{CHIRL}	\overline{IORD}		–	10	ns	
	t_{CHIRH}			–	10	ns	
\overline{IOWR} delay time	t_{CHIWL}	\overline{IOWR}		–	10	ns	
	t_{CHIWH}			–	10	ns	

Note : After a BREQ is captured, a minimum of 1 cycle is required before \overline{BGRNT} changes.




13.4.10 Free-run timer clock

($V_{CC3} = 3.0 \text{ V to } 3.6 \text{ V}$, $V_{CC5} = 4.0 \text{ V to } 5.5 \text{ V}$, $V_{SS} = AV_{SS} = 0 \text{ V}$, $T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$)

Parameter	Symbol	Pin name	Condition	Value		Unit
				Min	Max	
Input pulse width	t_{TIWH} t_{TIWL}	FRCK0 to FRCK3	—	$4t_{CYCP}$	—	ns

Note : t_{CYCP} is the cycle time of the peripheral clock.




13.4.11 Trigger input timing

($V_{CC3} = 3.0 \text{ V to } 3.6 \text{ V}$, $V_{CC5} = 4.0 \text{ V to } 5.5 \text{ V}$, $V_{SS} = AV_{SS} = 0 \text{ V}$, $T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$)

Parameter	Symbol	Pin name	Condition	Value		Unit
				Min	Max	
Input capture input trigger	t_{INP}	ICU0 to ICU3	—	$5t_{CYCP}$	—	ns
A/D converter trigger	t_{ATGX}	\overline{ATG}	—	$5t_{CYCP}$	—	ns

Note : t_{CYCP} is the cycle time of the peripheral clock.



13.5 A/D converter

13.5.1 Electrical characteristics

($V_{CC3} = 3.0 \text{ V to } 3.6 \text{ V}$, $V_{SS} = AV_{SS} = 0 \text{ V}$, $T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$)

Parameter	Symbol	Pin name	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	—	—	—	—	10	bit	
Total error ^{*1}	—	—	—	—	± 3	LSB	
Linearity error ^{*1}	—	—	—	—	± 2.5	LSB	
Differential linearity error ^{*1}	—	—	—	—	± 1.9	LSB	
Zero transition voltage ^{*1}	V_{OT}	AN0 to AN12	$AV_{SS} - 1.5 \text{ LSB}$	$AV_{SS} - 0.5 \text{ LSB}$	$AV_{SS} - 2.5 \text{ LSB}$	V	At $AV_{CC3} = 3.3 \text{ V}$, $AVRH = 3.3 \text{ V}$
Full scale transition voltage ^{*1}	V_{FST}	AN0 to AN12	$AVRH - 3.5 \text{ LSB}$	$AVRH - 1.5 \text{ LSB}$	$AVRH - 0.5 \text{ LSB}$	V	
Conversion time	—	—	1 ^{*2}	—	—	μs	
Analog port input current	I_{AIN}	AN0 to AN12	—	—	10	μA	
Analog input voltage	V_{AIN}	AN0 to AN12	AV_{SS}	—	$AVRH$	V	
Reference voltage	—	AVRH	AV_{SS}	—	AV_{CC3}	V	
Analog power supply current (analog + digital)	I_A	AVCC3	—	1.5	2.5	mA	Including reference supply
	I_{AH}^{*3}		—	—	10	μA	
Analog input equivalent capacity	C_{in}	AN0 to AN12	—	—	14.7	pF	
Analog input equivalent resistance	R_{in}	AN0 to AN12	—	—	1.9	k Ω	$AV_{CC3} \geq 2.7 \text{ V}$
Output impedance of analog signal source	R_{ext}	—	—	—	1.9	k Ω	$AV_{CC3} \geq 2.7 \text{ V}$

*1 : Measured in the CPU sleep state

*2 : Set the peripheral clock and conversion time setting register to set a time equal to or longer than this time.

*3 : The current when A/D converter is not operating, or in the CPU stop mode (at $V_{CC3} = AV_{CC3} = AVRH = 3.3 \text{ V}$).

13.5.2 Cautions Relating to the A/D Converter

The diagram below shows the equivalent circuit of the sampling circuit in the A/D converter.

The output impedance of the external circuit connected to the analog input must satisfy the following criteria.

- The recommended output impedance for the external circuit is $1.9\text{ k}\Omega$ or less.
- If an external capacitor is used, remember to consider the capacitive voltage divider effect due to the external capacitor and the internal capacitor in the chip. Accordingly, an external capacitance several thousand times that of the internal capacitance is recommended.
- The analog voltage sampling period may be too short if the output impedance of the external circuit is high. In this case, select R_{ext} and T_{sample} such that they satisfy the following condition.

$$R_{ext} = T_{sample} / (7 \times C_{in}) - R_{in}$$


R_{ext} : Output impedance of the analog signal source

T_{sample} : Sampling time

C_{in} : Equivalent capacitance of analog input

R_{in} : Equivalent resistance of analog input

- Input impedance



13.5.3 Definition of A/D converter terms

- Resolution

Analog variation that is recognizable by an A/D converter.

- Linearity error


Deviation between actual conversion characteristics and a straight line connecting zero transition point (00 0000 0000 ↔ 00 0000 0001) and full scale transition point (11 1111 1110 ↔ 11 1111 1111).

- Differential linearity error

Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.

- Total error

This error indicates the difference between actual and theoretical values, including the zero transition error/full scale transition error/linearity error.



$$1\text{LSB}' \text{ (ideal value)} = \frac{\text{AVRH} - \text{AV}_{\text{SS}}}{1024} \text{ [V]}$$


$$\text{Total error of digital output } N = \frac{V_{\text{NT}} - \{1 \text{ LSB}' \times (N - 1) + 0.5 \text{ LSB}'\}}{1 \text{ LSB}'} \text{ [V]}$$

N : A/D converter digital output value

$$V_{\text{OT}}' \text{ (ideal value)} = \text{AV}_{\text{SS}} + 0.5 \text{ LSB}' \text{ [V]}$$

$$V_{\text{FST}}' \text{ (ideal value)} = \text{AVRH} - 1.5 \text{ LSB}' \text{ [V]}$$

V_{NT} : A voltage at which digital output transits from (N + 1) to N



$$\text{Linearity error of digital output } N = \frac{V_{NT} - \{1\text{LSB} \times (N - 1) + V_{OT}\}}{1\text{LSB}} [\text{LSB}]$$

$$\text{Differential linearity error of digital output } N = \frac{V_{(N+1)T} - V_{NT}}{1\text{LSB}} [\text{LSB}]$$

$$1\text{LSB} = \frac{V_{FST} - V_{OT}}{1022} [V]$$

N : A/D converter digital output value


V_{OT} : A voltage at which digital output transits from 000_H to 001_H.


V_{FST} : A voltage at which digital output transits from 3FE_H to 3FF_H.

14. Ordering Information

Part number	Package	Remarks
MB91461PMC-GSE1	176-pin, plastic LQFP (FPT-176P-M07)	Lead-free package

15. Package Dimension

176-pin plastic LQFP  (FPT-176P-M07)	<table border="1" style="width: 100%; border-collapse: collapse;"> <tbody> <tr> <td style="padding: 5px;">Lead pitch</td><td style="padding: 5px;">0.50 mm</td></tr> <tr> <td style="padding: 5px;">Package width × package length</td><td style="padding: 5px;">24.0×24.0 mm</td></tr> <tr> <td style="padding: 5px;">Lead shape</td><td style="padding: 5px;">Gullwing</td></tr> <tr> <td style="padding: 5px;">Sealing method</td><td style="padding: 5px;">Plastic mold</td></tr> <tr> <td style="padding: 5px;">Mounting height</td><td style="padding: 5px;">1.70 mm MAX</td></tr> <tr> <td style="padding: 5px;">Code (Reference)</td><td style="padding: 5px;">P-LQFP-0176-2424-0.50</td></tr> </tbody> </table>	Lead pitch	0.50 mm	Package width × package length	24.0×24.0 mm	Lead shape	Gullwing	Sealing method	Plastic mold	Mounting height	1.70 mm MAX	Code (Reference)	P-LQFP-0176-2424-0.50
Lead pitch	0.50 mm												
Package width × package length	24.0×24.0 mm												
Lead shape	Gullwing												
Sealing method	Plastic mold												
Mounting height	1.70 mm MAX												
Code (Reference)	P-LQFP-0176-2424-0.50												



16. Major Changes

Spansion Publication Number: DS07-16602-3E

Section	Change Results
Pin Description	Added 163 to 175 pins in description of pin number 176.
Handling Devices	Added the item "Serial communication".
Electrical Characteristics Dc Characteristics	Item: Changed the pin name for "Pull-down resistance value". INIT, pull-up pin → MD3, pull-down pin
Ac Characteristics	Added the item "(4) Interrupt characteristics for recover from shutdown".
Free-run Timer Clock	Added V_{IH} , V_{IL} to the timing chart.
Trigger Input Timing	Added V_{IH} , V_{IL} to the timing chart.

NOTE: Please see "Document History" about later revised information.

Document History

Document Title: MB91461 FR60 MB91460 Series 32-bit Microcontroller Datasheet Document Number: 002-04596				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	—	AKIH	10/07/2009	Migrated to Cypress and assigned document number 002-04596. No change to document contents or format.
*A	5226912	AKIH	04/21/2016	Updated to Cypress template

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

ARM® Cortex® Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Lighting & Power Control	cypress.com/powerpsoc
Memory	cypress.com/memory
PSoC	cypress.com/psoc
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless/RF	cypress.com/wireless

PSoC® Solutions

cypress.com/psoc
 PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

[Community](#) | [Forums](#) | [Blogs](#) | [Video](#) | [Training](#)

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2007-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.