

## 32-bit Microcontroller

### FR Family FR81S

# MB91590 Series

MB91F591B/F591BS/F591BH/F591BHS/F592B/F592BS/F592BH/F592BHS  
MB91F594B/F594BS/F594BH/F594BHS/F596B\*/F596BS\*/F596BH\*/F596BHS\*  
MB91F597B\*/F597BS\*/F597BH\*/F597BHS\*/F599B\*/F599BS\*/F599BH\*/F599BHS\*

\*:Under consideration

#### ■ OVERVIEW

This series is Fujitsu 32-bit microcontroller designed for automotive and industrial control applications. It contains the FR81S CPU that is compatible with the FR family. The FR81S has a high level performance among the Fujitsu FR family by enhancing CPU instruction pipeline and load store processing, and improving internal bus transfer.

It is best suited for application control for automotive.

Note: FR, the abbreviation of FUJITSU RISC controller, is a line of products of Fujitsu Semiconductor Limited.

For the information for microcontroller supports, see the following web site.

<http://edevise.fujitsu.com/micom/en-support/>

## ■ FEATURES

### ● FR81S CPU Core

- 32-bit RISC, load/store architecture, pipeline 5-stage structure
- Maximum operating frequency: 128 MHz (Source oscillation = 4.0 MHz and 32 multiplied (PLL clock multiplication system))
- General-purpose register : 32 bits × 16 sets
- 16-bit fixed length instructions (basic instruction), 1 instruction per cycle
- Instructions appropriate to embedded applications
  - Memory-to-memory transfer instruction
  - Bit processing instruction
  - Barrel shift instruction etc.
- High-level language support instructions
  - Function entry/exit instructions
  - Register content multi-load and store instructions
- Bit search instructions
  - Logical 1 detection, 0 detection, and change-point detection
- Branch instructions with delay slot
  - Reduced overhead during branch process
- Register interlock function
  - Easy assembler writing
- The support at the built-in / instruction level of the multiplier
  - Signed 32-bit multiplication : 5 cycles
  - Signed 16-bit multiplication : 3 cycles
- Interrupt (PC/PS saving)
  - 6 cycles (16 priority levels)
- The Harvard architecture allows simultaneous execution of program and data access.
- Instruction compatibility with the FR Family
- Built-in memory protection function (MPU)
  - Eight protection areas can be specified commonly for instructions and the data.
  - Control access privilege in both privilege mode and user mode.
- Built-in FPU (floating point arithmetic)
  - IEEE754 compliant
  - Floating-point register 32-bit × 16 sets

### ● Peripheral functions

- Clock generation (equipped with SSCG function)
  - Main oscillation (4MHz)
  - Sub oscillation (32KHz) or none sub oscillation
  - PLL multiplication rate : 1 to 32 times
- Built-in Program flash memory capacity 1024 + 64KB
- Built-in Data flash memory capacity(WorkFlash) 64KB
- Built-in RAM capacity
  - Main RAM 64KB
  - Backup RAM 8KB
- General-purpose ports (5V Pin) : 63 (dual clock products : 61)
  - Included I<sup>2</sup>C pseudo open drain support ports : 4
- General-purpose ports (3V Pin) : 93
  - Included 48 combined external bus interface (For GDC external memory I/F)
- External bus interface
  - GDC external memory for I/F use
  - 25-bit address, 16-bit data
  - Power supply voltage fixed to 3.3V
- DMA Controller
  - Up to 16 channels can be started simultaneously.
  - 2 transfer factors (Internal peripheral request and software)

- A/D converter (successive approximation type)
  - 8/10-bit resolution : 32 channels
  - Conversion time : 3 $\mu$ s
- External interrupt input: 16 channels
  - Level ("H" / "L"), or edge detection (rising or falling) enabled
- LIN-UART
  - 6 channels, ch.2 to ch.7
  - UART, synchronous mode, LIN-UART mode is selectable.
  - LIN protocol Revision 2.1 is supported
  - SPI (Serial Peripheral Interface) supported (synchronous mode)
  - Full-duplex double buffering system
  - LIN synch break detection (linked to the input capture)
  - Built-in dedicated baud rate generator
  - DMA transfer support
- Multi-function serial communication (built-in transmission/reception FIFO memory) : 2 channels
  - < UART (Asynchronous serial interface) >
    - Full-duplex double buffering system, 16-byte transmission FIFO memory, 16-byte reception FIFO memory
    - Parity or no parity is selectable.
    - Built-in dedicated baud rate generator
    - An external clock can be used as the transfer clock
    - Parity, frame, and overrun error detect functions provided
    - DMA transfer support
  - <CSIO (Synchronous serial interface) >
    - Full-duplex double buffering system, 16-byte transmission FIFO memory, 16-byte reception FIFO memory
    - SPI supported; master and slave systems supported; 5 to 9-bit data length can be set.
    - Built-in dedicated baud rate generator (Master operation)
    - An external clock can be entered. (Slave operation)
    - Overrun error detect function is provided
    - DMA transfer support
  - <LIN-UART (Asynchronous Serial Interface for LIN) >
    - Full-duplex double buffering system, 16-byte transmission FIFO memory, 16-byte reception FIFO memory
    - LIN protocol Revision 2.1 supported
    - Master and slave systems supported
    - Framing error and overrun error detection
    - LIN synch break generation and detection; LIN synch delimiter generation
    - Built-in dedicated baud rate generator
    - An external clock can be adjusted by the reload counter
    - DMA transfer support
  - < I<sup>2</sup>C >
    - Full-duplex double buffering system, 16-byte transmission FIFO memory, 16-byte reception FIFO memory
    - Standard mode (Max. 100kbps) / high-speed mode (Max. 400kbps) supported
    - DMA transfer supported (for transmission only)
- CAN Controller (C-CAN) : 3 channels
  - Transfer speed : Up to 1Mbps
  - 64-transmission/reception message buffering : 1 channel,  
32-transmission/reception message buffering : 2 channels
- PPG : 16-bit  $\times$  24 channels
- Reload timer : 16-bit  $\times$  4 channels
- Free-run timer : 32-bit  $\times$  2 channels (Can select each channel for input capture, output compare)  
32-bit  $\times$  2 channels (LSYN (LIN synch field detection) for exclusive input capture)
- Input capture : 32-bit  $\times$  6 channels (linked to the free-run timer) LSYN (LIN synch field detected)  
Exclusive 32-bit  $\times$  2 channels (linked to the free-run timer)
- Output compare : 32-bit  $\times$  4 channels (linked to the free-run timer)
- Sound generator : 5 channels
  - Frequency and amplitude sequencers provided

# MB91590 Series

- Stepping motor controller : 6 channels
  - 8/10-bit PWM
  - High current output supported (4 lines × 6 channels)
  - Can refer back electromotive force using pin-shared A/D converter
- Real-time clock (RTC) (for day, hours, minutes, seconds)
  - Main/sub oscillation frequency can be selected for the operation clock (dual product only)
- Calibration: The hardware watchdog for CR oscillation drive and real-time clock (RTC) for sub clock drive (dual product only)
  - The CR oscillation frequency can be trimmed
  - The main clock to sub clock (dual product only) ratio can be corrected by setting the real-time clock prescaler
- Clock Supervisor
  - Monitoring abnormality (damage of crystal etc.) of sub oscillation (32KHz) (two system clock kinds) of the outside and main oscillation (4 MHz)
  - When abnormality is detected, it switches to the CR clock.
- Base timer : 2 channels
  - 16-bit timer
  - Any of four PWM/PPG/PWC/reload timer functions can be selected and used
  - A 32-bit timer can be used in 2 channels of cascade mode
- CRC generation
- Watchdog timer
  - Hardware watchdog
  - Software watchdog
- NMI
- Interrupt controller
- Interrupt request batch read
  - Multiple interrupts from peripherals can be read by a series of registers.
- I/O relocation
  - Peripheral function pins can be reassigned.
- Low-power consumption mode
  - Sleep / Stop / Watch / Sub RUN mode
  - Stop (power shutdown) / Watch (power shutdown) mode
  - GDC part self-support power supply
- Power on reset
- Low-voltage detection reset(external low-voltage detection)
- Low-voltage detection reset(internal low-voltage detection)
- GDC
  - Internal/memory frequency : 81MHz
  - The resolution of the display which can support : 800 × 480 at the maximum  
Screen overlay of five simultaneous layers at the maximum (window)  
Size of the resolution which can be supported varies depending on color format.
  - Analog video input (NTSC)
  - Digital video input (RGB666/555)
  - YUV input (BT.656)
  - Video image expansion/reduction /invert function is supported
  - RGB Digital output (6-bit × 3)
  - Built-in 2D rendering engine
    - The line drawing is supported.
    - The Bitblt function is supported.
    - Display list operation is supported
    - 8bpp indirect color
    - ARGB-1555 direct color
    - Alpha blending, anti-aliasing

- Built-in Sprite engine
    - Equipped with automatic display function when booted
    - Maximum of 512 sprites are supported
    - 32 special sprites capable of automatic animation are supported.
    - The command list execution is supported.
    - 1bpp, 2bpp, 4bpp, 8bpp indirect color
    - ARGB-1555, RGB-565, ARGB-8888 direct color
    - The color format for each sprite can be set.
    - Horizontal invert, Vertical invert
    - Alpha blending
  - Built-in memory (800KB)
  - Device Package : LQFP-208, HQFP-208\*
  - CMOS 90nm Technology
  - Power supplies
    - 5V/3.3V Power supply
    - The internal 1.2V is generated from 5V/3.3V with the depression circuit.
    - I/O of an external bus and GDC, 3.3V power supply used.
    - For other I/O, 5V power supply used.
    - If 2 power supplies are used, they must turn on in the specified sequence (5V → 3.3V) .
- \*: Under consideration. For detailed information about mount conditions, contact your sales representative.

# MB91590 Series

## ■ PRODUCT LINEUP

| Item \ Product                                                  |        | MB91F591B/S                         | MB91F591BH/S        |
|-----------------------------------------------------------------|--------|-------------------------------------|---------------------|
| CPU core                                                        |        | FR81S                               |                     |
| Technology                                                      |        | 90nm                                |                     |
| Package                                                         |        | LQFP208                             |                     |
| Sub clock                                                       |        | Yes (Non-S series)<br>No (S series) |                     |
| Maximum CPU operating frequency                                 |        | 80MHz                               |                     |
| Maximum GDC operating frequency                                 |        | 81MHz                               |                     |
| Built-in CR oscillator                                          |        | 100kHz                              |                     |
| System clock                                                    |        | On chip PLL                         |                     |
| Flash                                                           | Main   | 576KB                               |                     |
|                                                                 | Sub    | 64KB                                |                     |
| RAM                                                             | Main   | 40KB                                |                     |
|                                                                 | Backup | 8KB                                 |                     |
| VRAM                                                            |        | 260KB                               |                     |
| Watchdog timer                                                  |        | 1ch Hardware<br>1ch Software        |                     |
| Clock supervisor                                                |        | Initial value "ON"                  | Initial value "OFF" |
| Low-voltage detection reset<br>(External low-voltage detection) |        | Yes                                 |                     |
| Low-voltage detection reset<br>(Internal low-voltage detection) |        | Yes                                 |                     |
| NMI function                                                    |        | Yes                                 |                     |
| DMA Controller                                                  |        | 16ch                                |                     |
| CAN                                                             |        | 1ch (64msg)<br>2ch (32msg)          |                     |
| USART                                                           |        | LINx6<br>MFSx2                      |                     |
| A/D converter (8bit/10bit)                                      |        | 1unit/32ch                          |                     |
| Reload timer(16bit)                                             |        | 4ch                                 |                     |
| Base timer(16bit)                                               |        | 2ch                                 |                     |
| Free-run timer(32bit)                                           |        | 2ch                                 |                     |
| Input capture(32bit)                                            |        | 6ch                                 |                     |
| Output compare(32bit)                                           |        | 4ch                                 |                     |
| PPG timer(16bit)                                                |        | 24ch                                |                     |
| Sound generator                                                 |        | 5ch                                 |                     |
| Real-time clock                                                 |        | Yes                                 |                     |
| External interrupt                                              |        | 16ch                                |                     |
| CR/SUB compensation function                                    |        | Yes                                 |                     |
| CRC generation                                                  |        | Yes                                 |                     |
| Stepping motor control                                          |        | 6ch                                 |                     |

# MB91590 Series

| Item \ Product                       | MB91F591B/S                                | MB91F591BH/S |
|--------------------------------------|--------------------------------------------|--------------|
| Stop mode (including power shut-off) | Supported                                  |              |
| Power supply voltage                 | MICOM : 4.5V to 5.5V<br>GDC : 3.0V to 3.6V |              |
| Operating temperature                | -40°C to +105°C                            |              |
| Allowable power [mW]                 | 1250                                       |              |
| Others                               | Flash product                              |              |
| On chip debugger                     | Yes                                        |              |

# MB91590 Series

| Product                                                         |        | Item  | MB91F592B/S                         | MB91F592BH/S           | MB91F594B/S           | MB91F594BH/S           |
|-----------------------------------------------------------------|--------|-------|-------------------------------------|------------------------|-----------------------|------------------------|
| CPU core                                                        |        |       | FR81S                               |                        |                       |                        |
| Technology                                                      |        |       | 90nm                                |                        |                       |                        |
| Package                                                         |        |       | LQFP208                             |                        |                       |                        |
| Sub clock                                                       |        |       | Yes (Non-S series)<br>No (S series) |                        |                       |                        |
| Maximum CPU operating frequency                                 |        |       | 80MHz                               |                        |                       |                        |
| Maximum GDC operating frequency                                 |        |       | 81MHz                               |                        |                       |                        |
| Built-in CR oscillator                                          |        |       | 100kHz                              |                        |                       |                        |
| System clock                                                    |        |       | On chip PLL                         |                        |                       |                        |
| Flash                                                           | Main   | 576KB |                                     |                        | 1088KB                |                        |
|                                                                 | Sub    | 64KB  |                                     |                        |                       |                        |
| RAM                                                             | Main   | 40KB  |                                     |                        | 64KB                  |                        |
|                                                                 | Backup | 8KB   |                                     |                        |                       |                        |
| VRAM                                                            |        |       | 800KB                               |                        |                       |                        |
| Watchdog timer                                                  |        |       | 1ch Hardware<br>1ch Software        |                        |                       |                        |
| Clock supervisor                                                |        |       | Initial value<br>"ON"               | Initial value<br>"OFF" | Initial value<br>"ON" | Initial value<br>"OFF" |
| Low-voltage detection reset<br>(External low-voltage detection) |        |       | Yes                                 |                        |                       |                        |
| Low-voltage detection reset<br>(Internal low-voltage detection) |        |       | Yes                                 |                        |                       |                        |
| NMI function                                                    |        |       | Yes                                 |                        |                       |                        |
| DMA Controller                                                  |        |       | 16ch                                |                        |                       |                        |
| CAN                                                             |        |       | 1ch (64msg)<br>2ch (32msg)          |                        |                       |                        |
| USART                                                           |        |       | LINx6<br>MFSx2                      |                        |                       |                        |
| A/D converter (8bit/10bit)                                      |        |       | 1unit/32ch                          |                        |                       |                        |
| Reload timer(16bit)                                             |        |       | 4ch                                 |                        |                       |                        |
| Base timer(16bit)                                               |        |       | 2ch                                 |                        |                       |                        |
| Free-run timer(32bit)                                           |        |       | 2ch                                 |                        |                       |                        |
| Input capture(32bit)                                            |        |       | 6ch                                 |                        |                       |                        |
| Output compare(32bit)                                           |        |       | 4ch                                 |                        |                       |                        |
| PPG timer(16bit)                                                |        |       | 24ch                                |                        |                       |                        |
| Sound generator                                                 |        |       | 5ch                                 |                        |                       |                        |
| Real-time clock                                                 |        |       | Yes                                 |                        |                       |                        |
| External interrupt                                              |        |       | 16ch                                |                        |                       |                        |
| CR/SUB compensation function                                    |        |       | Yes                                 |                        |                       |                        |
| CRC generation                                                  |        |       | Yes                                 |                        |                       |                        |
| Stepping motor control                                          |        |       | 6ch                                 |                        |                       |                        |

# MB91590 Series

| Item \ Product                       | MB91F592B/S                            | MB91F592BH/S | MB91F594B/S | MB91F594BH/S |
|--------------------------------------|----------------------------------------|--------------|-------------|--------------|
| Stop mode (including power shut-off) | Supported                              |              |             |              |
| Power supply voltage                 | MICOM:4.5V to 5.5V<br>GDC:3.0V to 3.6V |              |             |              |
| Operating temperature                | -40°C to +105°C                        |              |             |              |
| Allowable power [mW]                 | 1250                                   |              |             |              |
| Others                               | Flash product                          |              |             |              |
| On chip debugger                     | Yes                                    |              |             |              |

# MB91590 Series

| Product                                                      |        | MB91F596B/S*                        | MB91F596BH/S*       | MB91F597B/S*       | MB91F597BH/S*       |
|--------------------------------------------------------------|--------|-------------------------------------|---------------------|--------------------|---------------------|
| Item                                                         |        |                                     |                     |                    |                     |
| CPU core                                                     |        | FR81S                               |                     |                    |                     |
| Technology                                                   |        | 90nm                                |                     |                    |                     |
| Package                                                      |        | HQFP208                             |                     |                    |                     |
| Sub clock                                                    |        | Yes (Non-S series)<br>No (S series) |                     |                    |                     |
| Maximum CPU operating frequency                              |        | 128MHz                              |                     |                    |                     |
| Maximum GDC operating frequency                              |        | 81MHz                               |                     |                    |                     |
| Built-in CR oscillator                                       |        | 100kHz                              |                     |                    |                     |
| System clock                                                 |        | On chip PLL                         |                     |                    |                     |
| Flash                                                        | Main   | 576KB                               |                     |                    |                     |
|                                                              | Sub    | 64KB                                |                     |                    |                     |
| RAM                                                          | Main   | 40KB                                |                     |                    |                     |
|                                                              | Backup | 8KB                                 |                     |                    |                     |
| VRAM                                                         |        | 260KB                               |                     | 800KB              |                     |
| Watchdog timer                                               |        | 1ch Hardware<br>1ch Software        |                     |                    |                     |
| Clock supervisor                                             |        | Initial value "ON"                  | Initial value "OFF" | Initial value "ON" | Initial value "OFF" |
| Low-voltage detection reset (External low-voltage detection) |        | Yes                                 |                     |                    |                     |
| Low-voltage detection reset (Internal low-voltage detection) |        | Yes                                 |                     |                    |                     |
| NMI function                                                 |        | Yes                                 |                     |                    |                     |
| DMA Controller                                               |        | 16ch                                |                     |                    |                     |
| CAN                                                          |        | 1ch (64msg)<br>2ch (32msg)          |                     |                    |                     |
| USART                                                        |        | LINx6<br>MFSx2                      |                     |                    |                     |
| A/D converter (8bit/10bit)                                   |        | 1unit/32ch                          |                     |                    |                     |
| Reload timer(16bit)                                          |        | 4ch                                 |                     |                    |                     |
| Base timer(16bit)                                            |        | 2ch                                 |                     |                    |                     |
| Free-run timer(32bit)                                        |        | 2ch                                 |                     |                    |                     |
| Input capture(32bit)                                         |        | 6ch                                 |                     |                    |                     |
| Output compare(32bit)                                        |        | 4ch                                 |                     |                    |                     |
| PPG timer(16bit)                                             |        | 24ch                                |                     |                    |                     |
| Sound generator                                              |        | 5ch                                 |                     |                    |                     |
| Real-time clock                                              |        | Yes                                 |                     |                    |                     |
| External interrupt                                           |        | 16ch                                |                     |                    |                     |
| CR/SUB compensation function                                 |        | Yes                                 |                     |                    |                     |
| CRC generation                                               |        | Yes                                 |                     |                    |                     |
| Stepping motor control                                       |        | 6ch                                 |                     |                    |                     |

# MB91590 Series

| Item \ Product                       | MB91F596B/S*                           | MB91F596BH/S* | MB91F597B/S* | MB91F597BH/S* |
|--------------------------------------|----------------------------------------|---------------|--------------|---------------|
| Stop mode (including power shut-off) | Supported                              |               |              |               |
| Power supply voltage                 | MICOM:4.5V to 5.5V<br>GDC:3.0V to 3.6V |               |              |               |
| Operating temperature                | -40°C to +105°C                        |               |              |               |
| Allowable power [mW]                 | 2500                                   |               |              |               |
| Others                               | Flash product                          |               |              |               |
| On chip debugger                     | Yes                                    |               |              |               |

\*: Under consideration. For detailed information about mount conditions, contact your sales representative.

# MB91590 Series

| Product                                                      |      | MB91F599B/S*                        | MB91F599BH/S*       |
|--------------------------------------------------------------|------|-------------------------------------|---------------------|
| Item                                                         |      |                                     |                     |
| CPU core                                                     |      | FR81S                               |                     |
| Technology                                                   |      | 90nm                                |                     |
| Package                                                      |      | HQFP208                             |                     |
| Sub clock                                                    |      | Yes (Non-S series)<br>No (S series) |                     |
| Maximum CPU operating frequency                              |      | 128MHz                              |                     |
| Maximum GDC operating frequency                              |      | 81MHz                               |                     |
| Built-in CR oscillator                                       |      | 100kHz                              |                     |
| System clock                                                 |      | On chip PLL                         |                     |
| Flash                                                        | Main | 1088KB                              |                     |
|                                                              | Sub  | 64KB                                |                     |
| RAM                                                          | Main | 64KB                                |                     |
|                                                              | Sub  | 8KB                                 |                     |
| VRAM                                                         |      | 800KB                               |                     |
| Watchdog timer                                               |      | 1ch Hardware<br>1ch Software        |                     |
| Clock supervisor                                             |      | Initial value "ON"                  | Initial value "OFF" |
| Low-voltage detection reset (External low-voltage detection) |      | Yes                                 |                     |
| Low-voltage detection reset (Internal low-voltage detection) |      | Yes                                 |                     |
| NMI function                                                 |      | Yes                                 |                     |
| DMA Controller                                               |      | 16ch                                |                     |
| CAN                                                          |      | 1ch (64msg)<br>2ch (32msg)          |                     |
| USART                                                        |      | LINx6<br>MFSx2                      |                     |
| A/D Converter (8bit/10bit)                                   |      | 1unit/32ch                          |                     |
| Reload timer(16bit)                                          |      | 4ch                                 |                     |
| Base timer(16bit)                                            |      | 2ch                                 |                     |
| Free-run timer(32bit)                                        |      | 2ch                                 |                     |
| Input capture(32bit)                                         |      | 6ch                                 |                     |
| Output compare(32bit)                                        |      | 4ch                                 |                     |
| PPG timer(16bit)                                             |      | 24ch                                |                     |
| Sound generator                                              |      | 5ch                                 |                     |
| Real-time clock                                              |      | Yes                                 |                     |
| External interrupt                                           |      | 16ch                                |                     |
| CR/SUB compensation function                                 |      | Yes                                 |                     |
| CRC generation                                               |      | Yes                                 |                     |
| Stepping motor control                                       |      | 6ch                                 |                     |

# MB91590 Series


| Item \ Product                       | MB91F599B/S*                           | MB91F599BH/S* |
|--------------------------------------|----------------------------------------|---------------|
| Stop mode (including power shut-off) | Supported                              |               |
| Power supply voltage                 | MICOM:4.5V to 5.5V<br>GDC:3.0V to 3.6V |               |
| Operating temperature                | -40°C to +105°C                        |               |
| Allowable power [mW]                 | 2500                                   |               |
| Others                               | Flash product                          |               |
| On chip debugger                     | Yes                                    |               |

\*: Under consideration. For detailed information about mount conditions, contact your sales representative.


# MB91590 Series

## ■ PIN ASSIGNMENT

### ● Pin Assignment (single clock product)



### ● Pin Assignment (dual clock product)



# MB91590 Series

## ■ PIN DESCRIPTION

| Pin no.                       | Pin Name | Polarity | I/O circuit types*1 | Function *2                              |
|-------------------------------|----------|----------|---------------------|------------------------------------------|
| 84                            | X0       | —        | L                   | Main clock oscillation input pin         |
| 83                            | X1       | —        | L                   | Main clock oscillation output pin        |
| 171<br>(dual clock product)   | X0A      | —        | N                   | Sub clock oscillation input pin          |
| 172<br>(dual clock product)   | X1A      | —        | N                   | Sub clock oscillation output pin         |
| 171<br>(single clock product) | P137     | —        | A                   | General-purpose I/O port                 |
| 172<br>(single clock product) | P136     | —        | A                   | General-purpose I/O port                 |
| 97                            | NMIX     | N        | F1                  | Non-masking interrupt input pin          |
| 170                           | VSS      | —        | —                   | GND pin                                  |
| 87                            | RSTX     | N        | F1                  | External reset input pin                 |
| 86                            | MD0      | —        | P                   | Mode pin 0                               |
| 85                            | MD1      | —        | P                   | Mode pin 1                               |
| 169                           | MD2      | —        | F2                  | Mode pin 2                               |
| 27                            | P000     | —        | O                   | General-purpose I/O port (3V pin)        |
|                               | D0       | —        |                     | External bus · Data bit0 I/O pin         |
|                               | SIN2_1   | —        |                     | LIN-UART ch.2 serial data input pin (1)  |
|                               | TIN0_2   | —        |                     | Reload timer ch.0 event input pin (2)    |
|                               | PPG0     | —        |                     | PPG ch.0 output pin                      |
| 28                            | P001     | —        | O                   | General-purpose I/O port (3V pin)        |
|                               | D1       | —        |                     | External bus · Data bit1 I/O pin         |
|                               | SOT2_1   | —        |                     | LIN-UART ch.2 serial data output pin (1) |
|                               | TIN1_2   | —        |                     | Reload timer ch.1 event input pin (2)    |
|                               | PPG1     | —        |                     | PPG ch.1 output pin                      |

| Pin no. | Pin Name | Polarity | I/O circuit types*1 | Function *2                              |
|---------|----------|----------|---------------------|------------------------------------------|
| 29      | P002     | —        | O                   | General-purpose I/O port (3V pin)        |
|         | D2       | —        |                     | External bus · Data bit2 I/O pin         |
|         | SCK2_1   | —        |                     | LIN-UART ch.2clock I/O pin (1)           |
|         | TIN2_2   | —        |                     | Reload timer ch.2 event input pin (2)    |
|         | PPG2     | —        |                     | PPG ch.2 output pin                      |
| 30      | P003     | —        | O                   | General-purpose I/O port (3V pin)        |
|         | D3       | —        |                     | External bus · Data bit3 I/O pin         |
|         | SIN3_1   | —        |                     | LIN-UART ch.3 serial data input pin (1)  |
|         | TIN3_2   | —        |                     | Reload timer ch.3 event input pin (2)    |
|         | PPG3     | —        |                     | PPG ch.3 output pin                      |
| 31      | P004     | —        | O                   | General-purpose I/O port (3V pin)        |
|         | D4       | —        |                     | External bus · Data bit4 I/O pin         |
|         | SOT3_1   | —        |                     | LIN-UART ch.3 serial data output pin (1) |
|         | TOT0_2   | —        |                     | Reload timer ch.0 output pin (2)         |
|         | PPG4     | —        |                     | PPG ch.4 output pin                      |
| 32      | P005     | —        | O                   | General-purpose I/O port (3V pin)        |
|         | D5       | —        |                     | External bus · Data bit5 I/O pin         |
|         | SCK3_1   | —        |                     | LIN-UART ch.3 clock I/O pin (1)          |
|         | TOT1_2   | —        |                     | Reload timer ch.1 output pin (2)         |
|         | PPG5     | —        |                     | PPG ch.5 output pin                      |
| 33      | P006     | —        | O                   | General-purpose I/O port (3V pin)        |
|         | D6       | —        |                     | External bus · Data bit6 I/O pin         |
|         | TOT2_2   | —        |                     | Reload timer ch.2 output pin (2)         |
|         | PPG6     | —        |                     | PPG ch.6 output pin                      |
| 34      | P007     | —        | O                   | General-purpose I/O port (3V pin)        |
|         | D7       | —        |                     | External bus · Data bit7 I/O pin         |
|         | TOT3_2   | —        |                     | Reload timer ch.3 output pin (2)         |
|         | PPG7     | —        |                     | PPG ch.7 output pin                      |
| 35      | P010     | —        | O                   | General-purpose I/O port (3V pin)        |
|         | D8       | —        |                     | External bus · Data bit8 I/O pin         |
| 38      | P011     | —        | O                   | General-purpose I/O port (3V pin)        |
|         | D9       | —        |                     | External bus · Data bit9 I/O pin         |
|         | ROUT0    | —        |                     | Display digital R0 output pin            |

# MB91590 Series

| Pin no. | Pin Name | Polarity | I/O circuit types*1 | Function *2                             |
|---------|----------|----------|---------------------|-----------------------------------------|
| 39      | P012     | —        | O                   | General-purpose I/O port (3V pin)       |
|         | D10      | —        |                     | External bus · Data bit10 I/O pin       |
|         | ROUT1    | —        |                     | Display digital R1 output pin           |
| 40      | P013     | —        | O                   | General-purpose I/O port (3V pin)       |
|         | D11      | —        |                     | External bus · Data bit11 I/O pin       |
|         | GOUT0    | —        |                     | Display digital G0 output pin           |
| 41      | P014     | —        | O                   | General-purpose I/O port (3V pin)       |
|         | D12      | —        |                     | External bus · Data bit12 I/O pin       |
|         | GOUT1    | —        |                     | Display digital G1 output pin           |
| 42      | P015     | —        | O                   | General-purpose I/O port (3V pin)       |
|         | D13      | —        |                     | External bus · Data bit13 I/O pin       |
|         | BOUT0    | —        |                     | Display digital B0 output pin           |
| 43      | P016     | —        | O                   | General-purpose I/O port (3V pin)       |
|         | D14      | —        |                     | External bus · Data bit14 I/O pin       |
|         | BOUT1    | —        |                     | Display digital B1 output pin           |
| 44      | P017     | —        | O                   | General-purpose I/O port (3V pin)       |
|         | D15      | —        |                     | External bus · Data bit15 I/O pin       |
| 45      | P020     | —        | O                   | General-purpose I/O port (3V pin)       |
|         | WEX      | —        |                     | External bus · Write enable output pin  |
| 46      | P021     | —        | O                   | General-purpose I/O port (3V pin)       |
|         | CS0X     | —        |                     | External bus · Chip select 0 output pin |
| 47      | P022     | —        | O                   | General-purpose I/O port (3V pin)       |
|         | CS1X     | —        |                     | External bus · Chip select 1 output pin |
| 48      | P023     | —        | O                   | General-purpose I/O port (3V pin)       |
|         | REX      | —        |                     | External bus · Read enable output pin   |
| 49      | P024     | —        | O                   | General-purpose I/O port (3V pin)       |
| 50      | P025     | —        | O                   | General-purpose I/O port (3V pin)       |
| 51      | P026     | —        | O                   | General-purpose I/O port (3V pin)       |
|         | A00      | —        |                     | External bus · Address bit0 output pin  |
| 54      | P027     | —        | O                   | General-purpose I/O port (3V pin)       |
|         | A01      | —        |                     | External bus · Address bit1 output pin  |
| 55      | P030     | —        | O                   | General-purpose I/O port (3V pin)       |
|         | A02      | —        |                     | External bus · Address bit2 output pin  |
| 56      | P031     | —        | O                   | General-purpose I/O port (3V pin)       |
|         | A03      | —        |                     | External bus · Address bit3 output pin  |

# MB91590 Series

| Pin no. | Pin Name | Polarity | I/O circuit types*1 | Function *2                             |
|---------|----------|----------|---------------------|-----------------------------------------|
| 57      | P032     | —        | O                   | General-purpose I/O port (3V pin)       |
|         | A04      | —        |                     | External bus · Address bit4 output pin  |
| 58      | P033     | —        | O                   | General-purpose I/O port (3V pin)       |
|         | A05      | —        |                     | External bus · Address bit5 output pin  |
| 59      | P034     | —        | O                   | General-purpose I/O port (3V pin)       |
|         | A06      | —        |                     | External bus · Address bit6 output pin  |
| 60      | P035     | —        | O                   | General-purpose I/O port (3V pin)       |
|         | A07      | —        |                     | External bus · Address bit7 output pin  |
| 61      | P036     | —        | O                   | General-purpose I/O port (3V pin)       |
|         | A08      | —        |                     | External bus · Address bit8 output pin  |
| 62      | P037     | —        | O                   | General-purpose I/O port (3V pin)       |
|         | A09      | —        |                     | External bus · Address bit9 output pin  |
| 63      | P040     | —        | O                   | General-purpose I/O port (3V pin)       |
|         | A10      | —        |                     | External bus · Address bit10 output pin |
| 64      | P041     | —        | O                   | General-purpose I/O port (3V pin)       |
|         | A11      | —        |                     | External bus · Address bit11 output pin |
| 65      | P042     | —        | O                   | General-purpose I/O port (3V pin)       |
|         | A12      | —        |                     | External bus · Address bit12 output pin |
| 66      | P043     | —        | O                   | General-purpose I/O port (3V pin)       |
|         | A13      | —        |                     | External bus · Address bit13 output pin |
| 67      | P044     | —        | O                   | General-purpose I/O port (3V pin)       |
|         | A14      | —        |                     | External bus · Address bit14 output pin |
| 68      | P045     | —        | O                   | General-purpose I/O port (3V pin)       |
|         | A15      | —        |                     | External bus · Address bit15 output pin |
| 69      | P046     | —        | O                   | General-purpose I/O port (3V pin)       |
|         | A16      | —        |                     | External bus · Address bit16 output pin |
| 70      | P047     | —        | O                   | General-purpose I/O port (3V pin)       |
|         | A17      | —        |                     | External bus · Address bit17 output pin |
| 74      | P050     | —        | O                   | General-purpose I/O port (3V pin)       |
|         | A18      | —        |                     | External bus · Address bit18 output pin |
| 75      | P051     | —        | O                   | General-purpose I/O port(3V pin)        |
|         | A19      | —        |                     | External bus · Address bit19 output pin |
| 76      | P052     | —        | O                   | General-purpose I/O port(3V pin)        |
|         | A20      | —        |                     | External bus · Address bit20 output pin |

# MB91590 Series

| Pin no. | Pin Name | Polarity | I/O circuit types*1 | Function *2                             |
|---------|----------|----------|---------------------|-----------------------------------------|
| 77      | P053     | —        | O                   | General-purpose I/O port(3V pin)        |
|         | A21      | —        |                     | External bus · Address bit21 output pin |
|         | SPI_DO   | —        |                     | SPI data output pin                     |
| 78      | P054     | —        | O                   | General-purpose I/O port (3V pin)       |
|         | A22      | —        |                     | External bus · Address bit22 output pin |
|         | SPI_DI   | —        |                     | SPI data input pin                      |
| 79      | P055     | —        | O                   | General-purpose I/O port (3V pin)       |
|         | A23      | —        |                     | External bus · Address bit23 output pin |
|         | SPI_SCK  | —        |                     | SPI clock output pin                    |
| 80      | P056     | —        | O                   | General-purpose I/O port (3V pin)       |
|         | A24      | —        |                     | External bus · Address bit24 output pin |
|         | SPI_XCS  | —        |                     | SPI chip select output pin              |
| 81      | P057     | —        | O                   | General-purpose I/O port (3V pin)       |
|         | RDY      | —        |                     | External bus · Wait input pin           |
| 127     | P060     | —        | E                   | General-purpose I/O port                |
|         | PWM1P0   | —        |                     | SMC ch.0 output pin                     |
|         | AN8      | —        |                     | ADC Analog 8 input pin                  |
| 128     | P061     | —        | E                   | General-purpose I/O port                |
|         | PWM1M0   | —        |                     | SMC ch.0 output pin                     |
|         | AN9      | —        |                     | ADC Analog 9 input pin                  |
| 129     | P062     | —        | E                   | General-purpose I/O port                |
|         | PWM2P0   | —        |                     | SMC ch.0 output pin                     |
|         | AN10     | —        |                     | ADC Analog 10 input pin                 |
| 130     | P063     | —        | E                   | General-purpose I/O port                |
|         | PWM2M0   | —        |                     | SMC ch.0 output pin                     |
|         | AN11     | —        |                     | ADC Analog 11 input pin                 |
| 131     | P064     | —        | E                   | General-purpose I/O port                |
|         | PWM1P1   | —        |                     | SMC ch.1 output pin                     |
|         | AN12     | —        |                     | ADC Analog 12 input pin                 |
| 132     | P065     | —        | E                   | General-purpose I/O port                |
|         | PWM1M1   | —        |                     | SMC ch.1 output pin                     |
|         | AN13     | —        |                     | ADC Analog 13 input pin                 |

| Pin no. | Pin Name | Polarity | I/O circuit types*1 | Function *2                          |
|---------|----------|----------|---------------------|--------------------------------------|
| 133     | P066     | —        | E                   | General-purpose I/O port             |
|         | PWM2P1   | —        |                     | SMC ch.1 output pin                  |
|         | AN14     | —        |                     | ADC Analog 14 input pin              |
| 134     | P067     | —        | E                   | General-purpose I/O port             |
|         | PWM2M1   | —        |                     | SMC ch.1 output pin                  |
|         | AN15     | —        |                     | ADC Analog 15 input pin              |
| 137     | P070     | —        | E                   | General-purpose I/O port             |
|         | PWM1P2   | —        |                     | SMC ch.2 output pin                  |
|         | AN16     | —        |                     | ADC Analog 16 input pin              |
| 138     | P071     | —        | E                   | General-purpose I/O port             |
|         | PWM1M2   | —        |                     | SMC ch.2 output pin                  |
|         | AN17     | —        |                     | ADC Analog 17 input pin              |
| 139     | P072     | —        | E                   | General-purpose I/O port             |
|         | PWM2P2   | —        |                     | SMC ch.2 output pin                  |
|         | AN18     | —        |                     | ADC Analog 18 input pin              |
| 140     | P073     | —        | E                   | General-purpose I/O port             |
|         | PWM2M2   | —        |                     | SMC ch.2 output pin                  |
|         | AN19     | —        |                     | ADC Analog 19 input pin              |
| 141     | P074     | —        | E                   | General-purpose I/O port             |
|         | PWM1P3   | —        |                     | SMC ch.3 output pin                  |
|         | AN20     | —        |                     | ADC Analog 20 input pin              |
|         | PPG12_1  | —        |                     | PPG ch.12 output pin (1)             |
| 142     | P075     | —        | E                   | General-purpose I/O port             |
|         | PWM1M3   | —        |                     | SMC ch.3 output pin                  |
|         | AN21     | —        |                     | ADC Analog 21 input pin              |
|         | SIN7_1   | —        |                     | LIN-UART ch.7 serial data input pin  |
|         | PPG13_1  | —        |                     | PPG ch.13 output pin (1)             |
| 143     | P076     | —        | E                   | General-purpose I/O port             |
|         | PWM2P3   | —        |                     | SMC ch.3 output pin                  |
|         | AN22     | —        |                     | ADC Analog 22 input pin              |
|         | SOT7_1   | —        |                     | LIN-UART ch.7 serial data output pin |
|         | PPG14_1  | —        |                     | PPG ch.14 output pin (1)             |

# MB91590 Series

| Pin no. | Pin Name | Polarity | I/O circuit types*1 | Function *2                          |
|---------|----------|----------|---------------------|--------------------------------------|
| 144     | P077     | —        | E                   | General-purpose I/O port             |
|         | PWM2M3   | —        |                     | SMC ch.3 output pin                  |
|         | AN23     | —        |                     | ADC Analog 23 input pin              |
|         | SCK7_1   | —        |                     | LIN-UART ch.7 clock I/O pin          |
|         | PPG15_1  | —        |                     | PPG ch.15 output pin (1)             |
| 147     | P080     | —        | E                   | General-purpose I/O port             |
|         | PWM1P4   | —        |                     | SMC ch.4 output pin                  |
|         | AN24     | —        |                     | ADC Analog 24 input pin              |
|         | SIN6     | —        |                     | LIN-UART ch.6 serial data input pin  |
|         | PPG16    | —        |                     | PPG ch.16 output pin                 |
| 148     | P081     | —        | E                   | General-purpose I/O port             |
|         | PWM1M4   | —        |                     | SMC ch.4 output pin                  |
|         | AN25     | —        |                     | ADC Analog 25 input pin              |
|         | SOT6     | —        |                     | LIN-UART ch.6 serial data output pin |
|         | PPG17    | —        |                     | PPG ch.17 output pin                 |
| 149     | P082     | —        | E                   | General-purpose I/O port             |
|         | PWM2P4   | —        |                     | SMC ch.4 output pin                  |
|         | AN26     | —        |                     | ADC Analog 26 input pin              |
|         | SCK6     | —        |                     | LIN-UART ch.6 clock I/O pin          |
|         | PPG18    | —        |                     | PPG ch.18 output pin                 |
| 150     | P083     | —        | E                   | General-purpose I/O port             |
|         | PWM2M4   | —        |                     | SMC ch.4 output pin                  |
|         | AN27     | —        |                     | ADC Analog 27 input pin              |
|         | ICU0_2   | —        |                     | Input capture ch.0 input pin (2)     |
|         | PPG19    | —        |                     | PPG ch.19 output pin                 |
| 151     | P084     | —        | E                   | General-purpose I/O port             |
|         | PWM1P5   | —        |                     | SMC ch.5 output pin                  |
|         | AN28     | —        |                     | ADC Analog 28 input pin              |
|         | ICU1_2   | —        |                     | Input capture ch.1 input pin (2)     |
|         | PPG20    | —        |                     | PPG ch.20 output pin                 |

| Pin no. | Pin Name | Polarity | I/O circuit types*1 | Function *2                              |
|---------|----------|----------|---------------------|------------------------------------------|
| 152     | P085     | —        | E                   | General-purpose I/O port                 |
|         | PWM1M5   | —        |                     | SMC ch.5 output pin                      |
|         | AN29     | —        |                     | ADC Analog 29 input pin                  |
|         | ICU2_2   | —        |                     | Input capture ch.2 input pin (2)         |
|         | PPG21    | —        |                     | PPG ch.21 output pin                     |
| 153     | P086     | —        | E                   | General-purpose I/O port                 |
|         | PWM2P5   | —        |                     | SMC ch.5 output pin                      |
|         | AN30     | —        |                     | ADC Analog 30 input pin                  |
|         | ICU3_2   | —        |                     | Input capture ch.3 input pin (2)         |
|         | PPG22    | —        |                     | PPG ch.22 output pin                     |
| 154     | P087     | —        | E                   | General-purpose I/O port                 |
|         | PWM2M5   | —        |                     | SMC ch.5 output pin                      |
|         | AN31     | —        |                     | ADC Analog 31 input pin                  |
|         | ICU4_2   | —        |                     | Input capture ch.4 input pin (2)         |
|         | PPG23    | —        |                     | PPG ch.23 output pin                     |
| 157     | P090     | —        | A                   | General-purpose I/O port                 |
|         | ADTG     | —        |                     | A/D convertor external trigger input pin |
|         | PPG0_2   | —        |                     | PPG ch.0 output pin (2)                  |
| 98      | P091     | —        | C                   | General-purpose I/O port                 |
|         | SGA0     | —        |                     | Sound generator ch.0 SGA output pin      |
|         | SIN2     | —        |                     | LIN-UART ch.2 serial data input pin      |
|         | INT12    | —        |                     | INT12 External interrupt input pin       |
|         | TOT2_1   | —        |                     | Reload timer ch.2 output pin (1)         |
|         | ICU2_1   | —        |                     | Input capture ch.2 input pin (1)         |
|         | PPG6_1   | —        |                     | PPG ch.6 output pin (1)                  |
| 99      | P092     | —        | C                   | General-purpose I/O port                 |
|         | SGO0     | —        |                     | Sound generator ch.0 SGO output pin      |
|         | SCK2     | —        |                     | LIN-UART ch.2 clock I/O pin              |
|         | INT13    | —        |                     | INT13 External interrupt input pin       |
|         | TOT3_1   | —        |                     | Reload timer ch.3 output pin (1)         |
|         | ICU0_1   | —        |                     | Input capture ch.0 input pin (1)         |
|         | PPG7_1   | —        |                     | PPG ch.7 output pin (1)                  |

# MB91590 Series

| Pin no. | Pin Name | Polarity | I/O circuit types*1 | Function *2                             |
|---------|----------|----------|---------------------|-----------------------------------------|
| 100     | P093     | —        | C                   | General-purpose I/O port                |
|         | SGA1     | —        |                     | Sound generator ch.1 SGA output pin     |
|         | SOT2     | —        |                     | LIN-UART ch.2 serial data output pin    |
|         | INT14    | —        |                     | INT14 External interrupt input pin      |
|         | ICU3_1   | —        |                     | Input capture ch.3 input pin (1)        |
|         | PPG8_1   | —        |                     | PPG ch.8 output pin (1)                 |
| 160     | P094     | —        | C                   | General-purpose I/O port                |
|         | SGO1     | —        |                     | Sound generator ch.1 SGO output pin     |
|         | SIN3     | —        |                     | LIN-UART ch.3 serial data input pin     |
|         | INT15    | —        |                     | INT15 External interrupt input pin      |
|         | ICU1_1   | —        |                     | Input capture ch1 input pin (1)         |
|         | PPG9_1   | —        |                     | PPG ch.9 output pin (1)                 |
| 106     | P095     | —        | A                   | General-purpose I/O port                |
|         | TX0      | —        |                     | CAN transmission data0 output pin       |
|         | PPG10_1  | —        |                     | PPG ch.10 output pin (1)                |
| 107     | P096     | —        | A                   | General-purpose I/O port                |
|         | RX0      | —        |                     | CAN reception data0 input pin           |
|         | INT9     | —        |                     | INT9 External interrupt input pin       |
| 161     | P097     | —        | C                   | General-purpose I/O port                |
|         | WOT      | —        |                     | RTC overflow output pin                 |
|         | SOT3     | —        |                     | LIN-UART ch.3 serial data output pin    |
|         | INT8     | —        |                     | INT8 External interrupt input pin       |
|         | TIN0     | —        |                     | Reload timer ch.0 event input pin       |
|         | ICU4_1   | —        |                     | Input capture ch.4 input pin (1)        |
|         | PPG0_1   | —        |                     | PPG ch.0 output pin (1)                 |
| 114     | P100     | —        | C                   | General-purpose I/O port                |
|         | SIN4_1   | —        |                     | LIN-UART ch.4 serial data input pin (1) |
|         | AN0      | —        |                     | ADC Analog 0 input pin                  |
|         | TIN0_1   | —        |                     | Reload timer ch.0 event input pin (1)   |
|         | PPG8     | —        |                     | PPG ch.8 output pin                     |

| Pin no. | Pin Name | Polarity | I/O circuit types*1 | Function *2                              |
|---------|----------|----------|---------------------|------------------------------------------|
| 115     | P101     | —        | C                   | General-purpose I/O port                 |
|         | SOT4_1   | —        |                     | LIN-UART ch.4 serial data output pin (1) |
|         | AN1      | —        |                     | ADC Analog 1 input pin                   |
|         | TIN1_1   | —        |                     | Reload timer ch.1 event input pin (1)    |
|         | PPG9     | —        |                     | PPG ch.9 output pin                      |
| 116     | P102     | —        | C                   | General-purpose I/O port                 |
|         | SCK4_1   | —        |                     | LIN-UART ch.4 clock I/O pin (1)          |
|         | AN2      | —        |                     | ADC Analog 2 input pin                   |
|         | TIN2_1   | —        |                     | Reload timer ch.2 event input pin (1)    |
|         | PPG10    | —        |                     | PPG ch.10 output pin                     |
| 117     | P103     | —        | C                   | General-purpose I/O port                 |
|         | SIN5_1   | —        |                     | LIN-UART ch.5 serial data input pin (1)  |
|         | AN3      | —        |                     | ADC Analog 3 input pin                   |
|         | TIN3_1   | —        |                     | Reload timer ch.3 event input pin (1)    |
|         | PPG1_1   | —        |                     | PPG ch.1 output pin (1)                  |
| 118     | P104     | —        | C                   | General-purpose I/O port                 |
|         | SOT5_1   | —        |                     | LIN-UART ch.5 serial data output pin (1) |
|         | AN4      | —        |                     | ADC Analog 4 input pin                   |
|         | TOT0_1   | —        |                     | Reload timer ch.0 output pin (1)         |
|         | PPG2_1   | —        |                     | PPG ch.2 output pin (1)                  |
| 119     | P105     | —        | C                   | General-purpose I/O port                 |
|         | SCK5_1   | —        |                     | LIN-UART ch.5 clock I/O pin (1)          |
|         | AN5      | —        |                     | ADC Analog 5 input pin                   |
|         | TOT1_1   | —        |                     | Reload timer ch.1 output pin (1)         |
|         | PPG3_1   | —        |                     | PPG ch.3 output pin (1)                  |
| 120     | P106     | —        | C                   | General-purpose I/O port                 |
|         | SGA4_1   | —        |                     | Sound generator ch.4 SGA output pin      |
|         | AN6      | —        |                     | ADC Analog 6 input pin                   |
|         | PPG4_1   | —        |                     | PPG ch.4 output pin (1)                  |
| 121     | P107     | —        | C                   | General-purpose I/O port                 |
|         | SGO4_1   | —        |                     | Sound generator ch.4 SGO output pin      |
|         | AN7      | —        |                     | ADC Analog 7 input pin                   |
|         | PPG5_1   | —        |                     | PPG ch.5 output pin (1)                  |

# MB91590 Series

| Pin no. | Pin Name | Polarity | I/O circuit types*1 | Function *2                              |
|---------|----------|----------|---------------------|------------------------------------------|
| 101     | P110     | —        | C                   | General-purpose I/O port                 |
|         | TX1      | —        |                     | CAN transmission data1 output pin        |
|         | PPG1_2   | —        |                     | PPG ch.1 output pin (2)                  |
| 102     | P111     | —        | C                   | General-purpose I/O port                 |
|         | RX1      | —        |                     | CAN reception data 1 input pin           |
|         | INT10    | —        |                     | INT10 External interrupt input pin       |
|         | PPG2_2   | —        |                     | PPG ch.2 output pin (2)                  |
| 158     | P112     | —        | C                   | General-purpose I/O port                 |
|         | TX2      | —        |                     | CAN transmission data 2 output pin       |
|         | PPG3_2   | —        |                     | PPG ch.3 output pin (2)                  |
| 159     | P113     | —        | C                   | General-purpose I/O port                 |
|         | RX2      | —        |                     | CAN reception data 2 input pin           |
|         | INT11    | —        |                     | INT11 External interrupt input pin       |
|         | PPG4_2   | —        |                     | PPG ch.4 output pin (2)                  |
| 162     | P114     | —        | C                   | General-purpose I/O port                 |
|         | SGA2     | —        |                     | Sound generator ch.2 SGA output pin      |
|         | SCK3     | —        |                     | LIN-UART ch.3 clock I/O pin              |
|         | TRG3     | —        |                     | PPG trigger 3 input pin (ch.12 to ch.15) |
|         | TIN1     | —        |                     | Reload timer ch.1 event input pin        |
|         | ICU5_1   | —        |                     | Input capture ch.5 input pin (1)         |
| 163     | P115     | —        | C                   | General-purpose I/O port                 |
|         | SGO2     | —        |                     | Sound generator ch.2 SGO output pin      |
|         | SIN4     | —        |                     | LIN-UART ch.4 serial data input pin      |
|         | TIN2     | —        |                     | Reload timer ch.2 event input pin        |
| 164     | P116     | —        | C                   | General-purpose I/O port                 |
|         | SGA3     | —        |                     | Sound generator ch.3 SGA output pin      |
|         | SOT4     | —        |                     | LIN-UART ch.4 serial data output pin     |
|         | TIN3     | —        |                     | Reload timer ch.3 event input pin        |
| 165     | P117     | —        | C                   | General-purpose I/O port                 |
|         | SGO3     | —        |                     | Sound generator ch.3 SGO output pin      |
|         | SCK4     | —        |                     | LIN-UART ch.4 clock I/O pin              |
|         | TRG4     | —        |                     | PPG trigger 4 input pin (ch.16 to ch.19) |
|         | TOT0     | —        |                     | Reload timer ch.0 output pin             |

| Pin no. | Pin Name | Polarity | I/O circuit types*1 | Function *2                            |
|---------|----------|----------|---------------------|----------------------------------------|
| 166     | P120     | —        | C                   | General-purpose I/O port               |
|         | FRCK1    | —        |                     | Free-run timer 1 clock input pin       |
|         | SIN5     | —        |                     | LIN-UART ch.5 serial data input pin    |
|         | INT6     | —        |                     | INT6 External interrupt input pin      |
|         | TOT1     | —        |                     | Reload timer ch.1 output pin           |
|         | PPG5_2   | —        |                     | PPG ch.5 output pin (2)                |
| 167     | P121     | —        | C                   | General-purpose I/O port               |
|         | FRCK0    | —        |                     | Free-run timer 0 clock input pin       |
|         | SOT5     | —        |                     | LIN-UART ch.5 serial data output pin   |
|         | INT7     | —        |                     | INT7 External interrupt input pin      |
|         | TOT2     | —        |                     | Reload timer ch.2 output pin           |
|         | PPG6_2   | —        |                     | PPG ch.6 output pin (2)                |
| 168     | P122     | —        | C                   | General-purpose I/O port               |
|         | OCU0     | —        |                     | Output compare ch.0 output pin         |
|         | SCK5     | —        |                     | LIN-UART ch.5 clock I/O pin            |
|         | TOT3     | —        |                     | Reload timer ch.3 output pin           |
|         | PPG7_2   | —        |                     | PPG ch.7 output pin (2)                |
| 108     | P123     | —        | A                   | General-purpose I/O port               |
|         | OCU1     | —        |                     | Output compare ch.1 output pin         |
|         | PPG8_2   | —        |                     | PPG ch.8 output pin (2)                |
| 109     | P124     | —        | A                   | General-purpose I/O port               |
|         | OCU2     | —        |                     | Output compare ch.2 output pin         |
|         | ICU5_2   | —        |                     | Input capture ch.5 input pin (2)       |
|         | PPG9_2   | —        |                     | PPG ch.9 output pin (2)                |
| 110     | P125     | —        | A                   | General-purpose I/O port               |
|         | OCU3     | —        |                     | Output compare ch.3 output pin         |
|         | ICU0     | —        |                     | Input capture ch.0 input pin           |
|         | PPG10_2  | —        |                     | PPG ch.10 output pin (2)               |
| 90      | P126     | —        | A                   | General-purpose I/O port               |
|         | TRG0     | —        |                     | PPG trigger 0 input pin (ch.0 to ch.3) |
|         | SIN0     | —        |                     | Multi-UART ch.0 serial data input pin  |
|         | INT1     | —        |                     | INT1 External interrupt input pin      |

# MB91590 Series

| Pin no. | Pin Name | Polarity | I/O circuit types*1 | Function *2                                                                        |
|---------|----------|----------|---------------------|------------------------------------------------------------------------------------|
| 91      | P127     | —        | K                   | General-purpose I/O port                                                           |
|         | SOT0     | —        |                     | Multi-UART ch.0 serial data output pin / I <sup>2</sup> C ch.0 serial data I/O pin |
| 92      | P130     | —        | K                   | General-purpose I/O port                                                           |
|         | SCK0     | —        |                     | Multi-UART ch.0 clock I/O pin / I <sup>2</sup> C ch.0 clock I/O pin                |
|         | INT0     | —        |                     | INT0 External interrupt input pin                                                  |
|         | ICU1     | —        |                     | Input capture ch.1 input pin                                                       |
|         | TIOA0    | —        |                     | Base timer TIOA0 output pin                                                        |
| 93      | P131     | —        | A                   | General-purpose I/O port                                                           |
|         | TRG1     | —        |                     | PPG trigger 1 input pin (ch.4 to ch.7)                                             |
|         | SIN1     | —        |                     | Multi-UART ch.1 serial data input pin                                              |
|         | INT4     | —        |                     | INT4 External interrupt input pin                                                  |
|         | ICU2     | —        |                     | Input capture ch.2 input pin                                                       |
|         | TIOA1    | —        |                     | Base timer TIOA1 I/O pin                                                           |
| 94      | P132     | —        | K                   | General-purpose I/O port                                                           |
|         | SOT1     | —        |                     | Multi-UART ch.1 serial data output pin / I <sup>2</sup> C ch.1 serial data I/O pin |
|         | INT2     | —        |                     | INT2 External interrupt input pin                                                  |
|         | ICU3     | —        |                     | Input capture ch.3 input pin                                                       |
|         | TIOB0    | —        |                     | Base timer TIOB0 input pin                                                         |
| 95      | P133     | —        | K                   | General-purpose I/O port                                                           |
|         | TRG5     | —        |                     | PPG trigger 5 input pin ( ch.20 to ch.23)                                          |
|         | PPG11_1  | —        |                     | PPG ch.11 output pin (1)                                                           |
|         | SCK1     | —        |                     | Multi-UART ch.1 clock I/O pin / I <sup>2</sup> C ch.1 clock I/O pin                |
|         | INT3     | —        |                     | INT3 External interrupt input pin                                                  |
|         | ICU4     | —        |                     | Input capture ch.4 input pin                                                       |
|         | TIOB1    | —        |                     | Base timer TIOB1 input pin                                                         |
| 96      | P134     | —        | A                   | General-purpose I/O port                                                           |
|         | TRG2     | —        |                     | PPG trigger 2 input pin ( ch.8 to ch.11)                                           |
|         | PPG1_3   | —        |                     | PPG ch.1 output pin (3)                                                            |
|         | INT5     | —        |                     | INT5 External interrupt input pin                                                  |
|         | ICU5     | —        |                     | Input capture ch.5 input pin                                                       |
| 103     | DEBUGIF  | —        | G                   | DEBUG I/F pin                                                                      |

| Pin no. | Pin Name | Polarity | I/O circuit types*1 | Function *2                       |
|---------|----------|----------|---------------------|-----------------------------------|
| 176     | PA2      | —        | O                   | General-purpose I/O port (3V pin) |
|         | RIN2     | —        |                     | Capture R2 input pin (RGB mode)   |
|         | VIN0     | —        |                     | Capture VIN0 input pin (656 mode) |
| 177     | PA3      | —        | O                   | General-purpose I/O port (3V pin) |
|         | RIN3     | —        |                     | Capture R3 input pin (RGB mode)   |
|         | VIN1     | —        |                     | Capture VIN1 input pin (656 mode) |
| 178     | PA4      | —        | O                   | General-purpose I/O port (3V pin) |
|         | RIN4     | —        |                     | Capture R4 input pin (RGB mode)   |
|         | VIN2     | —        |                     | Capture VIN2 input pin (656 mode) |
| 179     | PA5      | —        | O                   | General-purpose I/O port (3V pin) |
|         | RIN5     | —        |                     | Capture R5 input pin (RGB mode)   |
|         | VIN3     | —        |                     | Capture VIN3 input pin (656 mode) |
| 180     | PA6      | —        | O                   | General-purpose I/O port (3V pin) |
|         | RIN6     | —        |                     | Capture R6 input pin (RGB mode)   |
|         | VIN4     | —        |                     | Capture VIN4 input pin (656 mode) |
| 181     | PA7      | —        | O                   | General-purpose I/O port (3V pin) |
|         | RIN7     | —        |                     | Capture R7 input pin (RGB mode)   |
|         | VIN5     | —        |                     | Capture VIN5 input pin (656 mode) |
| 182     | PB2      | —        | O                   | General-purpose I/O port (3V pin) |
|         | GIN2     | —        |                     | Capture G2 input pin (RGB mode)   |
|         | VIN6     | —        |                     | Capture VIN6 input pin (656 mode) |
| 183     | PB3      | —        | O                   | General-purpose I/O port (3V pin) |
|         | GIN3     | —        |                     | Capture G3 input pin (RGB mode)   |
|         | VIN7     | —        |                     | Capture VIN7 input pin (656 mode) |
| 184     | PB4      | —        | O                   | General-purpose I/O port (3V pin) |
|         | GIN4     | —        |                     | Capture G4 input pin (RGB mode)   |
| 185     | PB5      | —        | O                   | General-purpose I/O port (3V pin) |
|         | GIN5     | —        |                     | Capture G5 input pin (RGB mode)   |
| 186     | PB6      | —        | O                   | General-purpose I/O port (3V pin) |
|         | GIN6     | —        |                     | Capture G6 input pin (RGB mode)   |
| 187     | PB7      | —        | O                   | General-purpose I/O port (3V pin) |
|         | GIN7     | —        |                     | Capture G7 input pin (RGB mode)   |
| 190     | PC2      | —        | O                   | General-purpose I/O port (3V pin) |
|         | BIN2     | —        |                     | Capture B2 input pin (RGB mode)   |

# MB91590 Series

| Pin no. | Pin Name | Polarity | I/O circuit types*1 | Function *2                       |
|---------|----------|----------|---------------------|-----------------------------------|
| 191     | PC3      | —        | O                   | General-purpose I/O port (3V pin) |
|         | BIN3     | —        |                     | Capture B3 input pin (RGB mode)   |
| 192     | PC4      | —        | O                   | General-purpose I/O port (3V pin) |
|         | BIN4     | —        |                     | Capture B4 input pin (RGB mode)   |
| 193     | PC5      | —        | O                   | General-purpose I/O port (3V pin) |
|         | BIN5     | —        |                     | Capture B5 input pin (RGB mode)   |
| 194     | PC6      | —        | O                   | General-purpose I/O port (3V pin) |
|         | BIN6     | —        |                     | Capture B6 input pin (RGB mode)   |
| 195     | PC7      | —        | O                   | General-purpose I/O port (3V pin) |
|         | BIN7     | —        |                     | Capture B7 input pin (RGB mode)   |
| 2       | PD2      | —        | O                   | General-purpose I/O port (3V pin) |
|         | ROUT2    | —        |                     | Display digital R2 output pin     |
| 3       | PD3      | —        | O                   | General-purpose I/O port (3V pin) |
|         | ROUT3    | —        |                     | Display digital R3 output pin     |
| 4       | PD4      | —        | O                   | General-purpose I/O port (3V pin) |
|         | ROUT4    | —        |                     | Display digital R4 output pin     |
| 5       | PD5      | —        | O                   | General-purpose I/O port (3V pin) |
|         | ROUT5    | —        |                     | Display digital R5 output pin     |
| 6       | PD6      | —        | O                   | General-purpose I/O port (3V pin) |
|         | ROUT6    | —        |                     | Display digital R6 output pin     |
| 7       | PD7      | —        | O                   | General-purpose I/O port (3V pin) |
|         | ROUT7    | —        |                     | Display digital R7 output pin     |
| 8       | PE2      | —        | O                   | General-purpose I/O port (3V pin) |
|         | GOUT2    | —        |                     | Display digital G2 output pin     |
| 9       | PE3      | —        | O                   | General-purpose I/O port (3V pin) |
|         | GOUT3    | —        |                     | Display digital G3 output pin     |
| 10      | PE4      | —        | O                   | General-purpose I/O port (3V pin) |
|         | GOUT4    | —        |                     | Display digital G4 output pin     |
| 11      | PE5      | —        | O                   | General-purpose I/O port (3V pin) |
|         | GOUT5    | —        |                     | Display digital G5 output pin     |
| 12      | PE6      | —        | O                   | General-purpose I/O port (3V pin) |
|         | GOUT6    | —        |                     | Display digital G6 output pin     |
| 13      | PE7      | —        | O                   | General-purpose I/O port (3V pin) |
|         | GOUT7    | —        |                     | Display digital G7 output pin     |

# MB91590 Series

| Pin no. | Pin Name | Polarity | I/O circuit types*1 | Function *2                                                                                                                    |
|---------|----------|----------|---------------------|--------------------------------------------------------------------------------------------------------------------------------|
| 14      | PF2      | —        | O                   | General-purpose I/O port (3V pin)                                                                                              |
|         | BOUT2    | —        |                     | Display digital B2 output pin                                                                                                  |
| 15      | PF3      | —        | O                   | General-purpose I/O port (3V pin)                                                                                              |
|         | BOUT3    | —        |                     | Display digital B3 output pin                                                                                                  |
| 16      | PF4      | —        | O                   | General-purpose I/O port (3V pin)                                                                                              |
|         | BOUT4    | —        |                     | Display digital B4 output pin                                                                                                  |
| 17      | PF5      | —        | O                   | General-purpose I/O port (3V pin)                                                                                              |
|         | BOUT5    | —        |                     | Display digital B5 output pin                                                                                                  |
| 21      | PF6      | —        | O                   | General-purpose I/O port (3V pin)                                                                                              |
|         | BOUT6    | —        |                     | Display digital B6 output pin                                                                                                  |
| 22      | PF7      | —        | O                   | General-purpose I/O port(3V pin)                                                                                               |
|         | BOUT7    | —        |                     | Display digital B7 output pin                                                                                                  |
| 200     | PG0      | —        | O                   | General-purpose I/O port (3V pin)                                                                                              |
|         | DCKIN    | —        |                     | Display reference clock input pin (for External sync)                                                                          |
|         | CMDTRG   | —        |                     | GDC command trigger input pin                                                                                                  |
| 197     | PG1      | —        | O                   | General-purpose I/O port (3V pin)                                                                                              |
|         | VSIN     | P        |                     | Capture vertical sync signal input pin                                                                                         |
| 198     | PG2      | —        | O                   | General-purpose I/O port (3V pin)                                                                                              |
|         | HSIN     | P        |                     | Capture horizontal sync signal input pin                                                                                       |
| 199     | PG3      | —        | O                   | General-purpose I/O port (3V pin)                                                                                              |
|         | CSOUT    | —        |                     | Display composite sync signal output pin, Graphics / Video switch (for External sync) output pin                               |
| 23      | PG4      | —        | O                   | General-purpose I/O port (3V pin)                                                                                              |
|         | DCKOUT   | —        |                     | Display reference clock output pin (for Internal sync)                                                                         |
| 24      | PG5      | —        | O                   | General-purpose I/O port (3V pin)                                                                                              |
|         | VSYNC    | —        |                     | Display vertical sync signal output pin (for Internal sync)/<br>Display vertical sync signal input pin (for External sync)     |
| 25      | PG6      | —        | O                   | General-purpose I/O port (3V pin)                                                                                              |
|         | HSYNC    | —        |                     | Display horizontal sync signal output pin (for Internal sync)/<br>Display horizontal sync signal input pin (for External sync) |
| 26      | PG7      | —        | O                   | General-purpose I/O port (3V pin)                                                                                              |
|         | DEOUT    | P        |                     | Display enable display period output pin                                                                                       |
| 196     | PH3      | —        | O                   | General-purpose I/O port (3V pin)                                                                                              |
|         | CCLK     | —        |                     | For capture, capture clock input pin                                                                                           |
| 204     | REFOUT   | —        | T                   | Clamp level output pin                                                                                                         |
| 203     | AVR3     | —        | S                   | "L" side reference voltage for NTSC A/D converter pin                                                                          |

# MB91590 Series

| Pin no.                                                        | Pin Name        | Polarity | I/O circuit types* <sup>1</sup> | Function * <sup>2</sup>                                          |
|----------------------------------------------------------------|-----------------|----------|---------------------------------|------------------------------------------------------------------|
| 205                                                            | VIN             | —        | S                               | NTSC signal input pin                                            |
| 111                                                            | AVCC5           | —        | —                               | AD convertor analog power supply pin                             |
| 201, 207                                                       | AVCC3           | —        | —                               | For NTSC, AD convertor analog power supply pin                   |
| 112                                                            | AVRH5           | —        | —                               | AD convertor upper limit reference voltage pin                   |
| 113                                                            | AVSS5/<br>AVRL5 | —        | —                               | AD convertor GND/ AD convertor lower limit reference voltage pin |
| 202, 206                                                       | AVSS3           | —        | —                               | NTSC AD convertor GND pin                                        |
| 124                                                            | C_1             | —        | —                               | Built-in regulator capacitor connected pin 1                     |
| 73                                                             | C_2             | —        | —                               | Built-in regulator capacitor connected pin 2                     |
| 20                                                             | C_3             | —        | —                               | Built-in regulator capacitor connected pin 3                     |
| 126,<br>136,146,<br>156                                        | DVCC            | —        | —                               | SMC large current port power supply pin                          |
| 125, 135,<br>145, 155                                          | DVSS            | —        | —                               | SMC large current port GND pin                                   |
| 89, 105,<br>122, 173                                           | VCC5            | —        | —                               | +5.0v power supply pin                                           |
| 1, 18, 37,<br>53, 71,<br>175, 189                              | VCC3            | —        | —                               | +3.3v power supply pin                                           |
| 19, 36,<br>52, 72,<br>82, 88,<br>104, 123,<br>174, 188,<br>208 | VSS             | —        | —                               | GND pin                                                          |






\*1: For the I/O circuit types, see “■ I/O CIRCUIT TYPE”.

\*2: For switching, see “I/O Port” of HARDWARE MANUAL.

## ■ I/O CIRCUIT TYPE




| Type | Circuit | Remarks                                                                                                                                                                                                                                                                                                |
|------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| A    |         | <ul style="list-style-type: none"> <li>• General-purpose I/O port</li> <li>• Output 1mA,2mA</li> <li>• Pull-up resistor control 50kΩ</li> <li>• Pull-down resistor control 50kΩ</li> <li>• CMOS input</li> <li>• Schmitt input</li> <li>• TTL input</li> <li>• Automotive input</li> </ul>             |
| C    |         | <ul style="list-style-type: none"> <li>• Analog I/O, General-purpose I/O port</li> <li>• Output 1mA,2mA</li> <li>• Pull-up resistor control 50kΩ</li> <li>• Pull-down resistor control 50kΩ</li> <li>• CMOS input</li> <li>• Schmitt input</li> <li>• TTL input</li> <li>• Automotive input</li> </ul> |

# MB91590 Series

| Type | Circuit                                                                             | Remarks                                                                                                                                                                                                                                                                                                                                 |
|------|-------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| E    |    | <ul style="list-style-type: none"> <li>• Analog input, General-purpose I/O port</li> <li>• Output 1mA, 2mA, 30mA (large current for SMC)</li> <li>• Pull-up resistor control 50kΩ</li> <li>• Pull-down resistor control 50kΩ</li> <li>• CMOS input</li> <li>• Schmitt input</li> <li>• TTL input</li> <li>• Automotive input</li> </ul> |
| F1   |   | <ul style="list-style-type: none"> <li>• Schmitt input</li> <li>• Pull-up resistor control 50kΩ (5V cont)</li> </ul>                                                                                                                                                                                                                    |
| F2   |  | <ul style="list-style-type: none"> <li>• Schmitt input</li> <li>• Pull-down resistor control 50kΩ (5V cont)</li> </ul>                                                                                                                                                                                                                  |
| G    |  | <ul style="list-style-type: none"> <li>• Open-drain I/O</li> <li>• Output 25mA (NOD)</li> <li>• TTL input</li> </ul>                                                                                                                                                                                                                    |
| J    |  | Automotive input                                                                                                                                                                                                                                                                                                                        |

| Type | Circuit | Remarks                                                                                                                                                                                                                                                                                                                                                               |
|------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| K    |         | <ul style="list-style-type: none"> <li>• Analog input, General-purpose I/O port</li> <li>• Output 1mA, 2mA, 3mA(<math>I^2C</math>)</li> <li>• Pull-up resistor control 50k<math>\Omega</math></li> <li>• Pull-down resistor control 50k<math>\Omega</math></li> <li>• CMOS input</li> <li>• Schmitt input</li> <li>• TTL input</li> <li>• Automotive input</li> </ul> |
| L    |         | Main oscillation I/O                                                                                                                                                                                                                                                                                                                                                  |
| N    |         | Sub oscillation I/O                                                                                                                                                                                                                                                                                                                                                   |
| O    |         | <ul style="list-style-type: none"> <li>• Analog input, 3.3V General-purpose I/O port</li> <li>• Output 2mA, 5mA, 10mA and 20mA</li> <li>• Pull-up resistor control 33k<math>\Omega</math></li> <li>• Pull-down resistor control 33k<math>\Omega</math></li> <li>• Schmitt input</li> <li>• TTL input</li> </ul>                                                       |

# MB91590 Series

| Type | Circuit                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | Remarks                                                                            |
|------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------|
| P    |  <p>The diagram shows a 4-bit bus structure. A control signal is connected to the bus. A Mode input signal is connected to the bus through a resistor. The bus is connected to ground. The Mode input signal is connected to the bus through a resistor. The bus is connected to ground. The Mode input signal is connected to the bus through a resistor. The bus is connected to ground.</p> | <ul style="list-style-type: none"><li>• Mode I/O</li><li>• Schmitt input</li></ul> |
| S    |  <p>The diagram shows a resistor connected to the bus and labeled "Analog input".</p>                                                                                                                                                                                                                                                                                                          | Analog input(3V)                                                                   |
| T    |  <p>The diagram shows a resistor connected to the bus and labeled "Analog output".</p>                                                                                                                                                                                                                                                                                                         | Analog output(3V)                                                                  |

## ■ HANDLING PRECAUTIONS

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your FUJITSU SEMICONDUCTOR semiconductor devices.

### 1. Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

- **Absolute Maximum Ratings**

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

- **Recommended Operating Conditions**

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

- **Processing and Protection of Pins**

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

- (1) Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.

- (2) Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device.

Therefore, avoid this type of connection.

- (3) Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

- **Latch-up**

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

**CAUTION:** The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- (1) Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- (2) Be sure that abnormal current flows do not occur during the power-on sequence.

- **Observance of Safety Regulations and Standards**

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

- **Fail-Safe Design**

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

- **Precautions Related to Usage of Devices**

FUJITSU SEMICONDUCTOR semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

**CAUTION:** Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

## 2. Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under FUJITSU SEMICONDUCTOR's recommended conditions. For detailed information about mount conditions, contact your sales representative.

- **Lead Insertion Type**

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to FUJITSU SEMICONDUCTOR recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

- **Surface Mount Type**

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. FUJITSU SEMICONDUCTOR recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with FUJITSU SEMICONDUCTOR ranking of recommended conditions.

- **Lead-Free Packaging**

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

- **Storage of Semiconductor Devices**

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

(1) Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.

(2) Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.

When you open Dry Package that recommends humidity 40% to 70% relative humidity.

(3) When necessary, FUJITSU SEMICONDUCTOR packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.

(4) Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

- **Baking**

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the FUJITSU SEMICONDUCTOR recommended conditions for baking.

Condition: 125°C/24 h

- **Static Electricity**

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

(1) Maintain relative humidity in the working environment between 40% and 70%.

Use of an apparatus for ion generation may be needed to remove electricity.

(2) Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.

(3) Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 MΩ).

Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.

(4) Ground all fixtures and instruments, or protect with anti-static measures.

(5) Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.

## 3. Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

### (1) Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.

### (2) Discharge of Static Electricity

When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.

### (3) Corrosive Gases, Dust, or Oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.

### (4) Radiation, Including Cosmic Radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.

### (5) Smoke, Flame

**CAUTION:** Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of FUJITSU SEMICONDUCTOR products in other special environmental conditions should consult with sales representatives.

Please check the latest handling precautions at the following URL.

<http://edevic.fujitsu.com/fj/handling-e.pdf>

## ■ HANDLING DEVICES

This section explains the latch-up prevention and treatment of a pin.

### • For latch-up prevention

If a voltage higher than VCC or a voltage lower than VSS is applied to an I/O pin, or if a voltage exceeding the ratings is applied between VCC pin and VSS pin, a latch-up may occur in CMOS IC. If the latch-up occurs, the power supply current increases excessively and device elements may be damaged by heat. Take care to prevent any voltage from exceeding the maximum ratings in device application.

Also, the analog power supply (AVCC5, AVRH5), the NTSC power supply (AVCC3, AVR3), analog input and power supply to high-current output buffer pins must not be exceed the digital power supply (VCC5 or VCC3) when the power supply to the analog system and high-current output buffer pins is turned on or off.

In the correct power-on sequence of the microcontroller, turn on the digital power supply (VCC5), analog power supplies (AVCC5, AVRH5), and the power supply of high-current output buffer pins (DVCC) simultaneously. Or, turn on the digital power supply (VCC5), and then turn on analog power supplies (AVCC5, AVRH5) and the power supply of high-current output buffer pins (DVCC).

In the correct power-on sequence of GDC, similarly turn on the digital power supply (VCC3) and the NTSC analog power supply (AVCC3) simultaneously. Or, turn on the digital power supply (VCC3), and then turn on the NTSC analog power supply (AVCC3).

### • Treatment of unused pins


If unused input pins are left open, they may cause a permanent damage to the device due to malfunction or latch-up. Connect a  $2k\Omega$  resistor to each of unused pins for pull-up or pull-down processing.

Also, if I/O pins are not used, they must be set to the output state for opening or they must be set to the input state and treated in the same way as for the input pins.

- **Power supply pins**

The device is designed to ensure that if the device contains multiple VCC pin or VSS pin, the pins that should be at the same potential are interconnected to prevent latch-up or other malfunctions. Further, connect these pins to an external power supply or ground to reduce unwanted radiation, prevent strobe signals from malfunctioning due to a raised ground level, and fulfill the total output current standard, etc. As shown in figure 1, all Vss power supply pins must be treated in the similar way. If multiple Vcc or Vss systems are connected, the device cannot operate correctly even within the guaranteed operating range.

Figure 1 Power Supply Input Pins



The power supply pins should be connected to VCC pin and VSS pin of this device at the low impedance from the power supply source.

In the area close to this device, a ceramic capacitor having the capacitance larger than the capacitor of C pin is recommended to use as a bypass capacitor between the VCC pin and the VSS pin.

- **Crystal oscillation circuit**

An external noise to the X0 pin or X1 pin may cause a device malfunction. The printed circuit board must be designed to lay out the X0 pin and the X1 pin, crystal oscillator (or ceramic resonator), and the bypass capacitor to be grounded to the close position to the device.

The printed circuit board artwork is recommended to surround the X0 pin and X1 pin by ground circuits.

- **Mode pins (MD2, MD1, MD0)**

Connect the MD2, MD1 and MD0 mode pin to the VCC pin or VSS pin directly. To prevent an erroneous selection of test mode caused by the noise, reduce the pattern length between each mode pin and the VCC pin or VSS pin on the printed circuit board. Also, use the low-impedance pin connection.

- **During power-on**

To prevent a malfunction of the voltage step-down circuit built in the device, set the voltage rising time to have 50μs or longer (between 0.2V and 2.7V) during power-on.

- **Notes during PLL clock operation**

When the PLL clock is selected and if the oscillator is disconnected or if the input is stopped, this clock may continue to operate at the free running frequency of the self oscillator circuit built in the PLL clock. This operation is not guaranteed.

- **Treatment of A/D converter power supply pins**

Connect the pins to have  $AVCC5=AVRH5=VCC5$  and  $AVSS5/AVRL5=VSS$  even if the A/D converter is not used.

Also, similarly connect the pins of NTSC A/D converter power supply to have  $AVCC3=VCC3$  and  $AVSS3=VSS$ . At this time, open VIN/REFOUT.

- **Notes on using external clock**

An external clock is not supported. None of the external direct clock input can be used for both main clock and sub clock.

- **Power-on sequence of A/D converter analog inputs**

Be sure to turn on the digital power supply ( $V_{cc5}$ ) first, and then turn on the A/D converter power supplies ( $AV_{cc5}$ ,  $AVRH5$ ,  $AVRL5$ ) and analog inputs ( $AN0$  to  $AN31$ ). Also, turn off the A/D converter power supplies and analog inputs first, and then turn off the digital power supply ( $V_{cc5}$ ). When the  $AVRH5$  pin voltage is turned on or off, it must not exceed  $AV_{cc5}$ . Even if a common analog input pin is used as an input port, its input voltage must not exceed  $AV_{cc5}$ . (However, the analog power supply and digital power supply can be turned on or off simultaneously.)

Be sure to similarly turn on the digital power supply ( $VCC3$ ) first, and then turn on the A/D converter power supply ( $AVCC3$ ) for NTSC and NTSC inputs ( $VIN$ ,  $AVR$ ). Also, turn off the A/D converter power supplies and analog inputs first, and then turn off the digital power supply ( $VCC3$ ).

- **Treatment of power supplies for high current output buffer pins ( $DV_{cc}$ ,  $DV_{ss}$ )**

Be sure to turn on the digital power supply ( $V_{cc}$ ) first, and then turn on the power supplies for high current output buffer pins ( $DV_{cc}$ ,  $DV_{ss}$ ). Also, turn off the power supplies for high current output buffer pins first, and then turn off the digital power supply ( $V_{cc}$ ).

Even if the high current output buffer pins are used as general-purpose ports, the power supplies of high current output buffer pins ( $DV_{cc}$ ,  $DV_{ss}$ ) must be powered. (The power supplies of high current output buffer pins and the digital power supplies can be turned on or off simultaneously. )

- **Treatment of C pin**

This device contains a voltage step-down circuit. A capacitor must always be connected to the C pin to assure the internal stabilization of the device. For the standard values, see the "Recommended Operating Conditions" of the latest data sheet.

- **Function switching of a multiplexed port**

To switch between the port function and the multiplexed pin function, use the PFR (port function register).

- **Low-power consumption mode**

To transit to the sleep mode, watch mode, stop mode, watch mode(power-off) or stop mode(power-off), follow the procedure explained in the "Activating the sleep mode, watch mode, or stop mode" or the "Activating the watch mode (power-off) or stop mode(power-off)" of "POWER CONSUMPTION CONTROL".

Power supply for GDC can be turned off separately from the microcontroller.

Take the following notes when using a monitor debugger.

- Do not set a break point for the low-power consumption transition program.
- Do not execute an operation step for the low-power consumption transition program.

- **Precautions when writing to registers including the status flag**

When writing data in the register that has a status flag (especially, an interrupt request flag) to control function, taking care not to clear its status flag erroneously must be followed.


The program must be written not to clear the flag to the status bit, and then to set the control bits to have the desired value.

Especially, if multiple control bits are used, the bit instruction cannot be used. (The bit instruction can access to a single bit only.) By the Byte, Half-word, or Word access, data is written to the control bits and status flag simultaneously. During this time, take care not to clear other bits (in this case, the bits of status flag) erroneously.

Note: These points can be ignored because the bit instructions to a register which supports RMW are already taken the points into consideration. Care must be taken when the bit instruction is used to a register which does not support RMW.


# MB91590 Series

## ■ BLOCK DIAGRAM




## ■ MEMORY MAP

### ● Memory map



# MB91590 Series

## ● GDC memory map




## ● Memory map

|      |                   |                                                               |     |
|------|-------------------|---------------------------------------------------------------|-----|
|      |                   | MB91F597B/S,<br>MB91F597BH/S,<br>MB91F592B/S,<br>MB91F592BH/S |     |
| 0000 | 0000 <sub>H</sub> | I/O                                                           |     |
| 0000 | 4000 <sub>H</sub> | Back up RAM (8KB)                                             |     |
| 0000 | 6000 <sub>H</sub> | I/O                                                           |     |
| 0001 | 0000 <sub>H</sub> | RAM (40KB)                                                    |     |
| 0001 | A000 <sub>H</sub> | Reserved                                                      |     |
| 0003 | 0000 <sub>H</sub> | Access inhibit                                                | AHB |
| 0007 | 0000 <sub>H</sub> | Flash memory<br>(512+64) KB                                   |     |
| 0010 | 0000 <sub>H</sub> | Access inhibit                                                |     |
| 0023 | 0000 <sub>H</sub> | WorkFlash (64KB)                                              |     |
| 0024 | 0000 <sub>H</sub> | Access inhibit                                                |     |
| 0040 | 0000 <sub>H</sub> | GDC control +<br>External area (96MB)                         | AHB |
| 0640 | 0000 <sub>H</sub> | Access inhibit                                                |     |
| 8000 | 0000 <sub>H</sub> | Access inhibit                                                |     |
| FFFF | FFFF <sub>H</sub> |                                                               |     |

# MB91590 Series

## ● GDC memory map




## ● Memory map

|      |                   |                                                               |     |
|------|-------------------|---------------------------------------------------------------|-----|
|      |                   | MB91F596B/S,<br>MB91F596BH/S,<br>MB91F591B/S,<br>MB91F591BH/S |     |
| 0000 | 0000 <sub>H</sub> | I/O                                                           |     |
| 0000 | 4000 <sub>H</sub> | Back up RAM (8KB)                                             |     |
| 0000 | 6000 <sub>H</sub> | I/O                                                           |     |
| 0001 | 0000 <sub>H</sub> | RAM (40KB)                                                    |     |
| 0001 | A000 <sub>H</sub> | Reserved                                                      |     |
| 0003 | 0000 <sub>H</sub> | Access inhibit                                                | AHB |
| 0007 | 0000 <sub>H</sub> | Flash memory<br>(512+64) KB                                   |     |
| 0010 | 0000 <sub>H</sub> | Access inhibit                                                |     |
| 0023 | 0000 <sub>H</sub> | WorkFlash (64KB)                                              |     |
| 0024 | 0000 <sub>H</sub> | Access inhibit                                                |     |
| 0040 | 0000 <sub>H</sub> | GDC control +<br>External area (96MB)                         | AHB |
| 0640 | 0000 <sub>H</sub> | Access inhibit                                                |     |
| 8000 | 0000 <sub>H</sub> | Access inhibit                                                |     |
| FFFF | FFFF <sub>H</sub> |                                                               |     |

# MB91590 Series

## ● GDC memory map



## ■ I/O MAP

The following I/O map shows the relationship between memory space and registers for peripheral resources.

### • Legend of I/O Map

Read/Write attribute (R: Read W: Write)

| Address             | Address offset value/ register name        |                                |                                                     |                                | Block         |
|---------------------|--------------------------------------------|--------------------------------|-----------------------------------------------------|--------------------------------|---------------|
|                     | +0                                         | +1                             | +2                                                  | +3                             |               |
| 000090 <sub>H</sub> | BT1TMR[R] H<br>0000000000000000            |                                | BT1TMCR[R/W]B,H,W<br>00000000 00000000              |                                | Base timer 1  |
| 000094 <sub>H</sub> | -                                          | BT1STC[R/W]<br>B00000000       | -                                                   | -                              |               |
| 000098 <sub>H</sub> | BT1PCSR/BT1PRL[R /W] H<br>0000000000000000 |                                | BT1PDU T/BT1PRLH/BT1DTBF[R/W] H<br>0000000000000000 |                                |               |
| 00009C <sub>H</sub> | BTSEL[R/W] B<br>---000 0                   | -                              | BTSSSR[W] B,H<br>----- 11                           |                                |               |
| 0000A0 <sub>H</sub> | ADERH [R/W]B, H, W<br>00000000 00000000    |                                | ADERL [R/W]B, H, W<br>00000000 00000000             |                                | A/D converter |
| 0000A4 <sub>H</sub> | ADCS1 [R/W] B, H,W<br>00000000             | ADCS0 [R/W] B, H,W<br>00000000 | ADCR1 [R] B, H,W<br>----XX                          | ADCR0 [R] B, H,W<br>XXXXX XXX  |               |
| 0000A8 <sub>H</sub> | ADCT1 [R/W] B, H,W<br>00010000             | ADCT0 [R/W] B, H,W<br>00101100 | ADSCH [R/W] B, H,W<br>---00000                      | ADECH [R/W] B, H,W<br>---00000 |               |

Data access attribute  
B: Byte  
H: Half-word  
W: Word  
(Note)The access by the data  
access attribute not described  
is disabled.

Initial register value after reset

The initial register value after reset indicates as follows:

- "1": Initial value "1"
- "0": Initial value "0"
- "X": Initial value undefined
- "-": Reserved bit/Undefined bit
- "\*": Initial value "0" or "1" according to the setting

Note: The access by the data access attribute not described is disabled.

# MB91590 Series

## • I/O Map

| Address                                          | Address offset value / Register name     |                                   |                                          |                                   | Block              |
|--------------------------------------------------|------------------------------------------|-----------------------------------|------------------------------------------|-----------------------------------|--------------------|
|                                                  | +0                                       | +1                                | +2                                       | +3                                |                    |
| 000000 <sub>H</sub>                              | PDR00[R/W]<br>B,H,W<br>XXXXXXXXXX        | PDR01[R/W]<br>B,H,W<br>XXXXXXXXXX | PDR02[R/W]<br>B,H,W<br>XXXXXXXXXX        | PDR03[R/W]<br>B,H,W<br>XXXXXXXXXX | Port data register |
| 000004 <sub>H</sub>                              | PDR04[R/W]<br>B,H,W<br>XXXXXXXXXX        | PDR05[R/W]<br>B,H,W<br>XXXXXXXXXX | PDR06[R/W]<br>B,H,W<br>XXXXXXXXXX        | PDR07[R/W]<br>B,H,W<br>XXXXXXXXXX |                    |
| 000008 <sub>H</sub>                              | PDR08[R/W]<br>B,H,W<br>XXXXXXXXXX        | PDR09[R/W]<br>B,H,W<br>XXXXXXXXXX | PDR10[R/W]<br>B,H,W<br>XXXXXXXXXX        | PDR11[R/W]<br>B,H,W<br>XXXXXXXXXX |                    |
| 00000C <sub>H</sub>                              | PDR12[R/W]<br>B,H,W<br>XXXXXXXXXX        | PDR13[R/W]<br>B,H,W<br>XX-XXXXXX  | —                                        | —                                 |                    |
| 000010 <sub>H</sub>                              | PDRA[R/W]<br>B,H,W<br>XXXXXX--           | PDRB[R/W]<br>B,H,W<br>XXXXXX--    | PDRC[R/W]<br>B,H,W<br>XXXXXX--           | PDRD[R/W]<br>B,H,W<br>XXXXXX--    |                    |
| 000014 <sub>H</sub>                              | PDRE[R/W]<br>B,H,W<br>XXXXXX--           | PDRF[R/W]<br>B,H,W<br>XXXXXX--    | PDRG[R/W]<br>B,H,W<br>XXXXXXXXXX         | PDRH[R/W]<br>B,H,W<br>----X---    |                    |
| 000018 <sub>H</sub><br>to<br>000028 <sub>H</sub> | —                                        | —                                 | —                                        | —                                 | Reserved           |
| 00002C <sub>H</sub><br>to<br>000030 <sub>H</sub> | —                                        | —                                 | —                                        | —                                 | Reserved           |
| 000034 <sub>H</sub><br>to<br>000038 <sub>H</sub> | —                                        | —                                 | —                                        | —                                 | Reserved           |
| 00003C <sub>H</sub>                              | WDTCR0[R/W]<br>B,H,W<br>-0--0000         | WDTCPR0[W]<br>B,H,W<br>00000000   | WDTCR1[R]<br>B,H,W<br>----0110           | WDTCPR1[W]<br>B,H,W<br>00000000   | Watchdog timer [S] |
| 000040 <sub>H</sub>                              | —                                        | —                                 | —                                        | —                                 | Reserved           |
| 000044 <sub>H</sub>                              | DICR [R/W]<br>B<br>XXXXXXXXX0            | —                                 | —                                        | —                                 | Delay interrupt    |
| 000048 <sub>H</sub><br>to<br>00005C <sub>H</sub> | —                                        | —                                 | —                                        | —                                 | Reserved           |
| 000060 <sub>H</sub>                              | TMRLRA0 [R/W] H<br>XXXXXXXXXX XXXXXXXXXX |                                   | TMR0 [R] H<br>XXXXXXXXXX XXXXXXXXXX      |                                   | Reload timer 0     |
| 000064 <sub>H</sub>                              | TMRLRB0 [R/W] H<br>XXXXXXXXXX XXXXXXXXXX |                                   | TMCSR0 [R/W] B, H,W<br>00000000 0-000000 |                                   |                    |
| 000068 <sub>H</sub><br>to<br>00007C <sub>H</sub> | —                                        | —                                 | —                                        | —                                 | Reserved           |

| Address             | Address offset value / Register name          |                                        |                                                        |                                          | Block          |                                                                                 |
|---------------------|-----------------------------------------------|----------------------------------------|--------------------------------------------------------|------------------------------------------|----------------|---------------------------------------------------------------------------------|
|                     | +0                                            | +1                                     | +2                                                     | +3                                       |                |                                                                                 |
| 000080 <sub>H</sub> | BT0TMR [R] H<br>0000000000000000              |                                        | BT0TMCR [R/W] H<br>-0000000 00000000                   |                                          | Base timer 0   |                                                                                 |
| 000084 <sub>H</sub> | —                                             | BT0STC<br>[R/W] B<br>0000-000          | —                                                      | —                                        |                |                                                                                 |
| 000088 <sub>H</sub> | BT0PCSR/BT0PRL<br>[R/W] H<br>0000000000000000 |                                        | BT0PDUT/BT0PRLH/BT0DTBF<br>[R/W] H<br>0000000000000000 |                                          |                |                                                                                 |
| 00008C <sub>H</sub> | —                                             | —                                      | —                                                      | —                                        |                |                                                                                 |
| 000090 <sub>H</sub> | BT1TMR [R] H<br>0000000000000000              |                                        | BT1TMCR [R/W] H<br>-0000000 00000000                   |                                          | Base timer 1   |                                                                                 |
| 000094 <sub>H</sub> | —                                             | BT1STC<br>[R/W] B<br>0000-000          | —                                                      | —                                        |                |                                                                                 |
| 000098 <sub>H</sub> | BT1PCSR/BT1PRL<br>[R/W] H<br>0000000000000000 |                                        | BT1PDUT/BT1PRLH/BT1DTBF<br>[R/W] H<br>0000000000000000 |                                          |                |                                                                                 |
| 00009C <sub>H</sub> | BTSEL01<br>[R/W] B<br>----0000                | —                                      | BTSSSR<br>[W] B,H<br>-----11                           |                                          | Base timer 0,1 |                                                                                 |
| 0000A0 <sub>H</sub> | ADERH [R/W] B, H, W<br>00000000 00000000      |                                        | ADERL [R/W] B, H, W<br>00000000 00000000               |                                          | A/D converter  |                                                                                 |
| 0000A4 <sub>H</sub> | ADCS1<br>[R/W] B, H,W<br>0000000-             | ADCS0<br>[R/W] B, H,W<br>00000000      | ADCR1<br>[R] B, H,W<br>-----XX                         | ADCR0<br>[R] B, H,W<br>XXXXXXXXXX        |                |                                                                                 |
| 0000A8 <sub>H</sub> | ADCT1 [R/W]<br>B, H,W<br>00010000             | ADCT0 [R/W]<br>B, H,W<br>00101100      | ADSCH [R/W]<br>B, H,W<br>---00000                      | ADECH [R/W]<br>B, H,W<br>---00000        |                |                                                                                 |
| 0000AC <sub>H</sub> | —                                             | —                                      | —                                                      | —                                        |                |                                                                                 |
| 0000B0 <sub>H</sub> | SCR0/(IBCR0)<br>[R/W] B,H,W<br>0--00000       | SMR0<br>[R/W] B,H,W<br>000-0000        | SSR0<br>[R/W] B,H,W<br>0-000011                        | ESCR0/(IBSR0)<br>[R/W] B,H,W<br>-0000000 | Multi-UART0    |                                                                                 |
| 0000B4 <sub>H</sub> | RDR0/(TDR0)[R/W] B,H,W *1<br>-----0 00000000  |                                        | BGR0 [R/W] H,W<br>00000000 00000000                    |                                          |                | *1 : Byte access is possible only for access to lower 8 bits                    |
| 0000B8 <sub>H</sub> | — / (ISMK0)<br>[R/W] B,H,W<br>----- *2        | — / (ISBA0)<br>[R/W] B,H,W<br>----- *2 | —                                                      | —                                        |                | *2 : Reserved because I <sup>2</sup> C mode is not set immediately after reset. |
| 0000BC <sub>H</sub> | FCR10 [R/W]<br>B,H,W<br>---00100              | FCR00 [R/W]<br>B,H,W<br>-0000000       | FBYTE20<br>[R/W] B,H,W<br>00000000                     | FBYTE10<br>[R/W] B,H,W<br>00000000       |                |                                                                                 |

\*1 : Byte access is possible only for access to lower 8 bits

\*2 : Reserved because I<sup>2</sup>C mode is not set immediately after reset.

# MB91590 Series

| Address             | Address offset value / Register name         |                                        |                                          |                                          | Block                                                                                                                                                                  |
|---------------------|----------------------------------------------|----------------------------------------|------------------------------------------|------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|                     | +0                                           | +1                                     | +2                                       | +3                                       |                                                                                                                                                                        |
| 0000C0 <sub>H</sub> | SCR1/(IBCR1)<br>[R/W] B,H,W<br>0--00000      | SMR1 [R/W]<br>B,H,W<br>000-0000        | SSR1 [R/W]<br>B,H,W<br>0-000011          | ESCR1/(IBSR1)<br>[R/W] B,H,W<br>-0000000 | Multi-UART1<br><br>*1 : Byte access is possible only for access to lower 8 bits<br><br>*2 : Reserved because I <sup>2</sup> C mode is not set immediately after reset. |
| 0000C4 <sub>H</sub> | RDR1/(TDR1)[R/W] B,H,W *1<br>-----0 00000000 |                                        | BGR1 [R/W] H,W<br>00000000 00000000      |                                          |                                                                                                                                                                        |
| 0000C8 <sub>H</sub> | — / (ISMK1)<br>[R/W] B,H,W<br>----- *2       | — /( ISBA1)<br>[R/W] B,H,W<br>----- *2 | —                                        | —                                        |                                                                                                                                                                        |
| 0000CC <sub>H</sub> | FCR11 [R/W]<br>B, H, W<br>---00100           | FCR01[R/W]<br>B, H, W<br>-0000000      | FBYTE21<br>[R/W] B,H,W<br>00000000       | FBYTE11[R/W]<br>B,H,W<br>00000000        |                                                                                                                                                                        |
| 0000D0 <sub>H</sub> | SCR2 [R/W]<br>B, H, W<br>00000000            | SMR2 [R/W]<br>B, H, W<br>00000000      | SSR2 [R/W]<br>B, H, W<br>00001000        | RDR2 /TDR2<br>[R/W] B, H, W<br>00000000  | LIN-UART2                                                                                                                                                              |
| 0000D4 <sub>H</sub> | ESCR2 [R/W]<br>B, H, W<br>00000X00           | ECCR2 [R/W]<br>B, H, W<br>-0000-XX     | BGR2 [R/W] B, H, W<br>-00000000 00000000 |                                          |                                                                                                                                                                        |
| 0000D8 <sub>H</sub> | SCR3 [R/W]<br>B, H, W<br>00000000            | SMR3 [R/W]<br>B, H, W<br>00000000      | SSR3 [R/W]<br>B, H, W<br>00001000        | RDR3 /TDR3<br>[R/W] B, H, W<br>00000000  | LIN-UART3                                                                                                                                                              |
| 0000DC <sub>H</sub> | ESCR3 [R/W]<br>B, H, W<br>00000X00           | ECCR3 [R/W]<br>B, H, W<br>-0000-XX     | BGR3 [R/W] B, H, W<br>-00000000 00000000 |                                          |                                                                                                                                                                        |
| 0000E0 <sub>H</sub> | SCR4 [R/W]<br>B, H, W<br>00000000            | SMR4 [R/W]<br>B, H, W<br>00000000      | SSR4 [R/W]<br>B, H, W<br>00001000        | RDR4 /TDR4<br>[R/W] B, H, W<br>00000000  | LIN-UART4                                                                                                                                                              |
| 0000E4 <sub>H</sub> | ESCR4 [R/W]<br>B, H, W<br>00000X00           | ECCR4 [R/W]<br>B, H, W<br>-0000-XX     | BGR4 [R/W] B, H, W<br>-00000000 00000000 |                                          |                                                                                                                                                                        |
| 0000E8 <sub>H</sub> | SCR5 [R/W]<br>B, H, W<br>00000000            | SMR5 [R/W]<br>B, H, W<br>00000000      | SSR5 [R/W]<br>B, H, W<br>00001000        | RDR5 /TDR5<br>[R/W] B, H, W<br>00000000  | LIN-UART5                                                                                                                                                              |
| 0000EC <sub>H</sub> | ESCR5 [R/W]<br>B, H, W<br>00000X00           | ECCR5 [R/W]<br>B, H, W<br>-0000-XX     | BGR5 [R/W] B, H, W<br>-00000000 00000000 |                                          |                                                                                                                                                                        |
| 0000F0 <sub>H</sub> | SCR6 [R/W]<br>B, H, W<br>00000000            | SMR6 [R/W]<br>B, H, W<br>00000000      | SSR6 [R/W]<br>B, H, W<br>00001000        | RDR6 /TDR6<br>[R/W] B, H, W<br>00000000  | LIN-UART6                                                                                                                                                              |
| 0000F4 <sub>H</sub> | ESCR6 [R/W]<br>B, H, W<br>00000X00           | ECCR6 [R/W]<br>B, H, W<br>-0000-XX     | BGR6 [R/W] B, H, W<br>-00000000 00000000 |                                          |                                                                                                                                                                        |
| 0000F8 <sub>H</sub> | SCR7 [R/W]<br>B, H, W<br>00000000            | SMR7 [R/W]<br>B, H, W<br>00000000      | SSR7 [R/W]<br>B, H, W<br>00001000        | RDR7 /TDR7<br>[R/W] B, H, W<br>00000000  | LIN-UART7                                                                                                                                                              |
| 0000FC <sub>H</sub> | ESCR7 [R/W]<br>B, H, W<br>00000X00           | ECCR7 [R/W]<br>B, H, W<br>-0000-XX     | BGR7 [R/W] B, H, W<br>-00000000 00000000 |                                          |                                                                                                                                                                        |

| Address                                          | Address offset value / Register name  |    |                                          |                              | Block                     |
|--------------------------------------------------|---------------------------------------|----|------------------------------------------|------------------------------|---------------------------|
|                                                  | +0                                    | +1 | +2                                       | +3                           |                           |
| 000100 <sub>H</sub>                              | TMRLRA1 [R/W] H<br>XXXXXXXX XXXXXXXX  |    | TMR1 [R] H<br>XXXXXXXX XXXXXXXX          |                              | Reload timer 1            |
| 000104 <sub>H</sub>                              | TMRLRB1 [R/W] H<br>XXXXXXXX XXXXXXXX  |    | TMCSR1 [R/W] B, H,W<br>00000000 0-000000 |                              |                           |
| 000108 <sub>H</sub>                              | TMRLRA2 [R/W] H<br>XXXXXXXX XXXXXXXX  |    | TMR2 [R] H<br>XXXXXXXX XXXXXXXX          |                              | Reload timer 2            |
| 00010C <sub>H</sub>                              | TMRLRB2 [R/W] H<br>XXXXXXXX XXXXXXXX  |    | TMCSR2 [R/W] B, H,W<br>00000000 0-000000 |                              |                           |
| 000110 <sub>H</sub>                              | TMRLRA3 [R/W] H<br>XXXXXXXX XXXXXXXX  |    | TMR3 [R] H<br>XXXXXXXX XXXXXXXX          |                              | Reload timer 3            |
| 000114 <sub>H</sub>                              | TMRLRB3 [R/W] H<br>XXXXXXXX XXXXXXXX  |    | TMCSR3 [R/W] B, H,W<br>00000000 0-000000 |                              |                           |
| 000118 <sub>H</sub><br>to<br>000140 <sub>H</sub> | —                                     | —  | —                                        | —                            | Reserved                  |
| 000144 <sub>H</sub>                              | GCN13<br>[R/W] H<br>00110010 00010000 |    | —                                        | GCN23<br>[R/W] B<br>----0000 | PPG12,13,14,15<br>control |
| 000148 <sub>H</sub>                              | GCN14<br>[R/W] H<br>00110010 00010000 |    | —                                        | GCN24<br>[R/W] B<br>----0000 | PPG16,17,18,19<br>control |
| 00014C <sub>H</sub>                              | GCN15<br>[R/W] H<br>00110010 00010000 |    | —                                        | GCN25<br>[R/W] B<br>----0000 | PPG20,21,22,23<br>control |
| 000150 <sub>H</sub>                              | PTMR11 [R] H,W<br>11111111 11111111   |    | PCSR11 [W] H, W<br>XXXXXXXX XXXXXXXX     |                              | PPG11                     |
| 000154 <sub>H</sub>                              | PDUT11 [W] H,W<br>XXXXXXXX XXXXXXXX   |    | PCN11 [R/W] B, H,W<br>0000000- 000000-0  |                              |                           |
| 000158 <sub>H</sub>                              | PTMR12 [R] H,W<br>11111111 11111111   |    | PCSR12 [W] H,W<br>XXXXXXXX XXXXXXXX      |                              | PPG12                     |
| 00015C <sub>H</sub>                              | PDUT12 [W] H,W<br>XXXXXXXX XXXXXXXX   |    | PCN12 [R/W] B, H,W<br>0000000- 000000-0  |                              |                           |
| 000160 <sub>H</sub>                              | PTMR13 [R] H,W<br>11111111 11111111   |    | PCSR13 [W] H,W<br>XXXXXXXX XXXXXXXX      |                              | PPG13                     |
| 000164 <sub>H</sub>                              | PDUT13 [W] H,W<br>XXXXXXXX XXXXXXXX   |    | PCN13 [R/W] B, H,W<br>0000000- 000000-0  |                              |                           |
| 000168 <sub>H</sub>                              | PTMR14 [R] H,W<br>11111111 11111111   |    | PCSR14 [W] H,W<br>XXXXXXXX XXXXXXXX      |                              | PPG14                     |
| 00016C <sub>H</sub>                              | PDUT14 [W] H,W<br>XXXXXXXX XXXXXXXX   |    | PCN14 [R/W] B, H,W<br>0000000- 000000-0  |                              |                           |
| 000170 <sub>H</sub>                              | PTMR15 [R] H,W<br>11111111 11111111   |    | PCSR15 [W] H,W<br>XXXXXXXX XXXXXXXX      |                              | PPG15                     |
| 000174 <sub>H</sub>                              | PDUT15 [W] H,W<br>XXXXXXXX XXXXXXXX   |    | PCN15 [R/W] B, H,W<br>0000000- 000000-0  |                              |                           |
| 000178 <sub>H</sub>                              | PTMR16 [R] H,W<br>11111111 11111111   |    | PCSR16 [W] H, W<br>XXXXXXXX XXXXXXXX     |                              | PPG16                     |
| 00017C <sub>H</sub>                              | PDUT16 [W] H,W<br>XXXXXXXX XXXXXXXX   |    | PCN16 [R/W] B, H,W<br>0000000- 000000-0  |                              |                           |

# MB91590 Series

| Address                                          | Address offset value / Register name   |                          |                                         |                                  | Block                        |
|--------------------------------------------------|----------------------------------------|--------------------------|-----------------------------------------|----------------------------------|------------------------------|
|                                                  | +0                                     | +1                       | +2                                      | +3                               |                              |
| 000180 <sub>H</sub>                              | PTMR17 [R] H,W<br>11111111 11111111    |                          | PCSR17 [W] H,W<br>XXXXXXXXXX XXXXXXXXX  |                                  | PPG17                        |
| 000184 <sub>H</sub>                              | PDUT17 [W] H,W<br>XXXXXXXXXX XXXXXXXXX |                          | PCN17 [R/W] B, H,W<br>0000000- 000000-0 |                                  |                              |
| 000188 <sub>H</sub>                              | PTMR18 [R] H,W<br>11111111 11111111    |                          | PCSR18 [W] H,W<br>XXXXXXXXXX XXXXXXXXX  |                                  | PPG18                        |
| 00018C <sub>H</sub>                              | PDUT18 [W] H,W<br>XXXXXXXXXX XXXXXXXXX |                          | PCN18 [R/W] B, H,W<br>0000000- 000000-0 |                                  |                              |
| 000190 <sub>H</sub>                              | PTMR19 [R] H,W<br>11111111 11111111    |                          | PCSR19 [W] H,W<br>XXXXXXXXXX XXXXXXXXX  |                                  | PPG19                        |
| 000194 <sub>H</sub>                              | PDUT19 [W] H,W<br>XXXXXXXXXX XXXXXXXXX |                          | PCN19 [R/W] B, H,W<br>0000000- 000000-0 |                                  |                              |
| 000198 <sub>H</sub>                              | PTMR20 [R] H,W<br>11111111 11111111    |                          | PCSR20 [W] H,W<br>XXXXXXXXXX XXXXXXXXX  |                                  | PPG20                        |
| 00019C <sub>H</sub>                              | PDUT20 [W] H,W<br>XXXXXXXXXX XXXXXXXXX |                          | PCN20 [R/W] B, H,W<br>0000000- 000000-0 |                                  |                              |
| 0001A0 <sub>H</sub>                              | PTMR21 [R] H,W<br>11111111 11111111    |                          | PCSR21 [W] H, W<br>XXXXXXXXXX XXXXXXXXX |                                  | PPG21                        |
| 0001A4 <sub>H</sub>                              | PDUT21 [W] H,W<br>XXXXXXXXXX XXXXXXXXX |                          | PCN21 [R/W] B, H,W<br>0000000- 000000-0 |                                  |                              |
| 0001A8 <sub>H</sub>                              | PTMR22 [R] H,W<br>11111111 11111111    |                          | PCSR22 [W] H,W<br>XXXXXXXXXX XXXXXXXXX  |                                  | PPG22                        |
| 0001AC <sub>H</sub>                              | PDUT22 [W] H,W<br>XXXXXXXXXX XXXXXXXXX |                          | PCN22 [R/W] B, H,W<br>0000000- 000000-0 |                                  |                              |
| 0001B0 <sub>H</sub>                              | PTMR23 [R] H,W<br>11111111 11111111    |                          | PCSR23 [W] H,W<br>XXXXXXXXXX XXXXXXXXX  |                                  | PPG23                        |
| 0001B4 <sub>H</sub>                              | PDUT23 [W] H,W<br>XXXXXXXXXX XXXXXXXXX |                          | PCN23 [R/W] B, H,W<br>0000000- 000000-0 |                                  |                              |
| 0001B8 <sub>H</sub><br>to<br>0001FC <sub>H</sub> | —                                      | —                        | —                                       | —                                | Reserved                     |
| 000200 <sub>H</sub>                              | PWC20 [R/W] H,W<br>-----XX XXXXXXXXX   |                          | PWC10 [R/W] H,W<br>-----XX XXXXXXXXX    |                                  | Stepping motor<br>controller |
| 000204 <sub>H</sub>                              | —                                      | PWC0 [R/W] B<br>-00000-- | PWS20 [R/W]<br>B,H,W<br>-0000000        | PWS10 [R/W]<br>B,H,W<br>--000000 |                              |
| 000208 <sub>H</sub>                              | PWC21 [R/W] H,W<br>-----XX XXXXXXXXX   |                          | PWC11 [R/W] H,W<br>-----XX XXXXXXXXX    |                                  |                              |
| 00020C <sub>H</sub>                              | —                                      | PWC1 [R/W] B<br>-00000-- | PWS21 [R/W]<br>B,H,W<br>-0000000        | PWS11 [R/W]<br>B,H,W<br>--000000 |                              |
| 000210 <sub>H</sub>                              | PWC22 [R/W] H,W<br>-----XX XXXXXXXXX   |                          | PWC12 [R/W] H,W<br>-----XX XXXXXXXXX    |                                  |                              |

| Address                                          | Address offset value / Register name                  |                                    |                                      |                                  | Block                        |
|--------------------------------------------------|-------------------------------------------------------|------------------------------------|--------------------------------------|----------------------------------|------------------------------|
|                                                  | +0                                                    | +1                                 | +2                                   | +3                               |                              |
| 000214 <sub>H</sub>                              | —                                                     | PWC2 [R/W] B<br>-00000--           | PWS22 [R/W]<br>B,H,W<br>-0000000     | PWS12 [R/W]<br>B,H,W<br>--000000 | Stepping motor<br>controller |
| 000218 <sub>H</sub>                              | PWC23 [R/W] H,W<br>-----XX XXXXXXXXX                  |                                    | PWC13 [R/W] H,W<br>-----XX XXXXXXXXX |                                  |                              |
| 00021C <sub>H</sub>                              | —                                                     | PWC3 [R/W] B<br>-00000--           | PWS23 [R/W]<br>B,H,W<br>-0000000     | PWS13 [R/W]<br>B,H,W<br>--000000 |                              |
| 000220 <sub>H</sub>                              | PWC24 [R/W] H,W<br>-----XX XXXXXXXXX                  |                                    | PWC14 [R/W] H,W<br>-----XX XXXXXXXXX |                                  |                              |
| 000224 <sub>H</sub>                              | —                                                     | PWC4 [R/W] B<br>-00000--           | PWS24 [R/W]<br>B,H,W<br>-0000000     | PWS14 [R/W]<br>B,H,W<br>--000000 |                              |
| 000228 <sub>H</sub>                              | PWC25 [R/W] H,W<br>-----XX XXXXXXXXX                  |                                    | PWC15 [R/W] H,W<br>-----XX XXXXXXXXX |                                  |                              |
| 00022C <sub>H</sub>                              | —                                                     | PWC5 [R/W] B<br>-00000--           | PWS25 [R/W]<br>B,H,W<br>-0000000     | PWS15 [R/W]<br>B,H,W<br>--000000 |                              |
| 000230 <sub>H</sub><br>to<br>00023C <sub>H</sub> | —                                                     | —                                  | —                                    | —                                | Reserved                     |
| 000240 <sub>H</sub>                              | CPCLR0 [R/W] W<br>11111111 11111111 11111111 11111111 |                                    |                                      |                                  | Free-run timer 0             |
| 000244 <sub>H</sub>                              | TCDT0 [R/W] W<br>00000000 00000000 00000000 00000000  |                                    |                                      |                                  |                              |
| 000248 <sub>H</sub>                              | TCCSH0<br>[R/W]B, H, W<br>0-----00                    | TCCSL0<br>[R/W]B, H, W<br>-1-00000 | —                                    |                                  |                              |
| 00024C <sub>H</sub>                              | CPCLR1 [R/W] W<br>11111111 11111111 11111111 11111111 |                                    |                                      |                                  | Free-run timer 1             |
| 000250 <sub>H</sub>                              | TCDT1 [R/W] W<br>00000000 00000000 00000000 00000000  |                                    |                                      |                                  |                              |
| 000254 <sub>H</sub>                              | TCCSH1<br>[R/W]B, H, W<br>0-----00                    | TCCSL1<br>[R/W]B, H, W<br>-1-00000 | —                                    |                                  |                              |
| 000258 <sub>H</sub>                              | —                                                     | —                                  | —                                    | —                                | Reserved                     |
| 00025C <sub>H</sub>                              | GCN10 [R/W] H<br>00110010 00010000                    |                                    | —                                    | GCN20 [R/W] B<br>----0000        | PPG0,1,2,3 control           |
| 000260 <sub>H</sub>                              | GCN11 [R/W] H<br>00110010 00010000                    |                                    | —                                    | GCN21 [R/W] B<br>----0000        | PPG4,5,6,7 control           |
| 000264 <sub>H</sub>                              | GCN12 [R/W] H<br>00110010 00010000                    |                                    | —                                    | GCN22 [R/W] B<br>----0000        | PPG8,9,10,11 control         |

# MB91590 Series

| Address             | Address offset value / Register name   |    |                                         |                              | Block |
|---------------------|----------------------------------------|----|-----------------------------------------|------------------------------|-------|
|                     | +0                                     | +1 | +2                                      | +3                           |       |
| 000268 <sub>H</sub> | —                                      | —  | —                                       | PPGDIV [R/W]<br>B<br>-----00 | PPG0  |
| 00026C <sub>H</sub> | PTMR0 [R] H,W<br>11111111 11111111     |    | PCSR0 [W] H,W<br>XXXXXXXXXX XXXXXXXXX   |                              |       |
| 000270 <sub>H</sub> | PDUT0 [W] H,W<br>XXXXXXXXXX XXXXXXXXX  |    | PCN0 [R/W] B, H,W<br>0000000- 000000-0  |                              |       |
| 000274 <sub>H</sub> | PTMR1 [R] H,W<br>11111111 11111111     |    | PCSR1 [W] H, W<br>XXXXXXXXXX XXXXXXXXX  |                              | PPG1  |
| 000278 <sub>H</sub> | PDUT1 [W] H,W<br>XXXXXXXXXX XXXXXXXXX  |    | PCN1 [R/W] B, H,W<br>0000000- 000000-0  |                              |       |
| 00027C <sub>H</sub> | PTMR2 [R] H,W<br>11111111 11111111     |    | PCSR2 [W] H,W<br>XXXXXXXXXX XXXXXXXXX   |                              | PPG2  |
| 000280 <sub>H</sub> | PDUT2 [W] H,W<br>XXXXXXXXXX XXXXXXXXX  |    | PCN2 [R/W] B, H,W<br>0000000- 000000-0  |                              |       |
| 000284 <sub>H</sub> | PTMR3 [R] H,W<br>11111111 11111111     |    | PCSR3 [W] H,W<br>XXXXXXXXXX XXXXXXXXX   |                              | PPG3  |
| 000288 <sub>H</sub> | PDUT3 [W] H,W<br>XXXXXXXXXX XXXXXXXXX  |    | PCN3 [R/W] B, H,W<br>0000000- 000000-0  |                              |       |
| 00028C <sub>H</sub> | PTMR4 [R] H,W<br>11111111 11111111     |    | PCSR4 [W] H,W<br>XXXXXXXXXX XXXXXXXXX   |                              | PPG4  |
| 000290 <sub>H</sub> | PDUT4 [W] H,W<br>XXXXXXXXXX XXXXXXXXX  |    | PCN4 [R/W] B, H,W<br>0000000- 000000-0  |                              |       |
| 000294 <sub>H</sub> | PTMR5 [R] H,W<br>11111111 11111111     |    | PCSR5 [W] H,W<br>XXXXXXXXXX XXXXXXXXX   |                              | PPG5  |
| 000298 <sub>H</sub> | PDUT5 [W] H,W<br>XXXXXXXXXX XXXXXXXXX  |    | PCN5 [R/W] B, H,W<br>0000000- 000000-0  |                              |       |
| 00029C <sub>H</sub> | PTMR6 [R] H,W<br>11111111 11111111     |    | PCSR6 [W] H,W<br>XXXXXXXXXX XXXXXXXXX   |                              | PPG6  |
| 0002A0 <sub>H</sub> | PDUT6 [W] H,W<br>XXXXXXXXXX XXXXXXXXX  |    | PCN6 [R/W] B, H,W<br>0000000- 000000-0  |                              |       |
| 0002A4 <sub>H</sub> | PTMR7 [R] H,W<br>11111111 11111111     |    | PCSR7 [W] H,W<br>XXXXXXXXXX XXXXXXXXX   |                              | PPG7  |
| 0002A8 <sub>H</sub> | PDUT7 [W] H,W<br>XXXXXXXXXX XXXXXXXXX  |    | PCN7 [R/W] B, H,W<br>0000000- 000000-0  |                              |       |
| 0002AC <sub>H</sub> | PTMR8 [R] H,W<br>11111111 11111111     |    | PCSR8 [W] H,W<br>XXXXXXXXXX XXXXXXXXX   |                              | PPG8  |
| 0002B0 <sub>H</sub> | PDUT8 [W] H,W<br>XXXXXXXXXX XXXXXXXXX  |    | PCN8 [R/W] B, H,W<br>0000000- 000000-0  |                              |       |
| 0002B4 <sub>H</sub> | PTMR9 [R] H,W<br>11111111 11111111     |    | PCSR9 [W] H,W<br>XXXXXXXXXX XXXXXXXXX   |                              | PPG9  |
| 0002B8 <sub>H</sub> | PDUT9 [W] H,W<br>XXXXXXXXXX XXXXXXXXX  |    | PCN9 [R/W] B, H,W<br>0000000- 000000-0  |                              |       |
| 0002BC <sub>H</sub> | PTMR10 [R] H,W<br>11111111 11111111    |    | PCSR10 [W] H,W<br>XXXXXXXXXX XXXXXXXXX  |                              | PPG10 |
| 0002C0 <sub>H</sub> | PDUT10 [W] H,W<br>XXXXXXXXXX XXXXXXXXX |    | PCN10 [R/W] B, H,W<br>0000000- 000000-0 |                              |       |

| Address                                          | Address offset value / Register name                 |    |                                     |                                    | Block              |
|--------------------------------------------------|------------------------------------------------------|----|-------------------------------------|------------------------------------|--------------------|
|                                                  | +0                                                   | +1 | +2                                  | +3                                 |                    |
| 0002C4 <sub>H</sub>                              | IPCP0 [R] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX   |    |                                     |                                    | Input Capture 0,1  |
| 0002C8 <sub>H</sub>                              | IPCP1 [R] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX   |    |                                     |                                    |                    |
| 0002CC <sub>H</sub>                              | ICFS01 [R/W]<br>B, H, W<br>-----00                   | —  | LSYNS0 [R/W]<br>B, H, W<br>--000000 | ICS01 [R/W]<br>B, H, W<br>00000000 |                    |
| 0002D0 <sub>H</sub>                              | IPCP2 [R] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX   |    |                                     |                                    | Input Capture 2,3  |
| 0002D4 <sub>H</sub>                              | IPCP3 [R] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX   |    |                                     |                                    |                    |
| 0002D8 <sub>H</sub>                              | ICFS23 [R/W]<br>B, H, W<br>-----00                   | —  | —                                   | ICS23 [R/W]<br>B, H, W<br>00000000 |                    |
| 0002DC <sub>H</sub>                              | IPCP4 [R] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX   |    |                                     |                                    | Input Capture 4,5  |
| 0002E0 <sub>H</sub>                              | IPCP5 [R] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX   |    |                                     |                                    |                    |
| 0002E4 <sub>H</sub>                              | ICFS45 [R/W]<br>B, H, W<br>-----00                   | —  | —                                   | ICS45 [R/W]<br>B, H, W<br>00000000 |                    |
| 0002E8 <sub>H</sub>                              | OCCP0 [R/W] W<br>00000000 00000000 00000000 00000000 |    |                                     |                                    | Output compare 0,1 |
| 0002EC <sub>H</sub>                              | OCCP1 [R/W] W<br>00000000 00000000 00000000 00000000 |    |                                     |                                    |                    |
| 0002F0 <sub>H</sub>                              | OCFS01 [R/W]<br>B, H, W<br>-----11                   | —  | OCSH01[R/W]<br>B, H, W<br>---0--00  | OCSL01[R/W]<br>B, H, W<br>0000--00 |                    |
| 0002F4 <sub>H</sub>                              | OCCP2 [R/W] W<br>00000000 00000000 00000000 00000000 |    |                                     |                                    | Output compare 2,3 |
| 0002F8 <sub>H</sub>                              | OCCP3 [R/W] W<br>00000000 00000000 00000000 00000000 |    |                                     |                                    |                    |
| 0002FC <sub>H</sub>                              | OCFS23 [R/W]<br>B, H, W<br>-----11                   | —  | OCSH23[R/W]<br>B, H, W<br>---0--00  | OCSL23[R/W]<br>B, H, W<br>0000--00 |                    |
| 000300 <sub>H</sub><br>to<br>00030C <sub>H</sub> | —                                                    | —  | —                                   | —                                  | Reserved           |

# MB91590 Series

| Address             | Address offset value / Register name                 |    |                                    |    | Block                                             |
|---------------------|------------------------------------------------------|----|------------------------------------|----|---------------------------------------------------|
|                     | +0                                                   | +1 | +2                                 | +3 |                                                   |
| 000310 <sub>H</sub> | —                                                    | —  | MPUCR [R/W] H<br>000000-0 ----0100 |    | MPU [S]<br>(Only the CPU can<br>access this area) |
| 000314 <sub>H</sub> | —                                                    | —  | —                                  | —  |                                                   |
| 000318 <sub>H</sub> | —                                                    |    |                                    |    |                                                   |
| 00031C <sub>H</sub> | —                                                    | —  | —                                  |    |                                                   |
| 000320 <sub>H</sub> | DPVAR [R] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX   |    |                                    |    |                                                   |
| 000324 <sub>H</sub> | —                                                    | —  | DPVSR [R/W] H<br>----- 00000--0    |    |                                                   |
| 000328 <sub>H</sub> | DEAR [R] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX    |    |                                    |    |                                                   |
| 00032C <sub>H</sub> | —                                                    | —  | DESR [R/W] H<br>----- 00000--0     |    |                                                   |
| 000330 <sub>H</sub> | PABR0 [R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000 |    |                                    |    |                                                   |
| 000334 <sub>H</sub> | —                                                    | —  | PACR0 [R/W] H<br>000000-0 00000--0 |    |                                                   |
| 000338 <sub>H</sub> | PABR1 [R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000 |    |                                    |    |                                                   |
| 00033C <sub>H</sub> | —                                                    | —  | PACR1 [R/W] H<br>000000-0 00000--0 |    |                                                   |
| 000340 <sub>H</sub> | PABR2 [R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000 |    |                                    |    |                                                   |
| 000344 <sub>H</sub> | —                                                    | —  | PACR2 [R/W] H<br>000000-0 00000--0 |    |                                                   |
| 000348 <sub>H</sub> | PABR3 [R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000 |    |                                    |    |                                                   |
| 00034C <sub>H</sub> | —                                                    | —  | PACR3 [R/W] H<br>000000-0 00000--0 |    |                                                   |
| 000350 <sub>H</sub> | PABR4 [R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000 |    |                                    |    |                                                   |
| 000354 <sub>H</sub> | —                                                    | —  | PACR4 [R/W] H<br>000000-0 00000--0 |    |                                                   |
| 000358 <sub>H</sub> | PABR5 [R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000 |    |                                    |    |                                                   |
| 00035C <sub>H</sub> | —                                                    | —  | PACR5 [R/W] H<br>000000-0 00000--0 |    |                                                   |
| 000360 <sub>H</sub> | PABR6 [R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000 |    |                                    |    |                                                   |
| 000364 <sub>H</sub> | —                                                    | —  | PACR6 [R/W] H<br>000000-0 00000--0 |    |                                                   |
| 000368 <sub>H</sub> | PABR7 [R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000 |    |                                    |    |                                                   |

# MB91590 Series

| Address                                          | Address offset value / Register name                   |                                    |                                     |                                    | Block                                                                                      |
|--------------------------------------------------|--------------------------------------------------------|------------------------------------|-------------------------------------|------------------------------------|--------------------------------------------------------------------------------------------|
|                                                  | +0                                                     | +1                                 | +2                                  | +3                                 |                                                                                            |
| 00036C <sub>H</sub>                              | —                                                      | —                                  | PACR7 [R/W] H<br>000000-0 00000--0  |                                    | MPU [S]<br>(Only the CPU can access this area)                                             |
| 000370 <sub>H</sub>                              | PABR8 [R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000   |                                    |                                     |                                    | MPU [S]<br>(Only product mounting MPU 12ch or 16ch)<br>(Only the CPU can access this area) |
| 000374 <sub>H</sub>                              | —                                                      | —                                  | PACR8 [R/W] H<br>000000-0 00000--0  |                                    |                                                                                            |
| 000378 <sub>H</sub>                              | PABR9[R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000    |                                    |                                     |                                    |                                                                                            |
| 00037C <sub>H</sub>                              | —                                                      | —                                  | PACR9 [R/W] H<br>000000-0 00000--0  |                                    |                                                                                            |
| 000380 <sub>H</sub>                              | PABR10 [R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000  |                                    |                                     |                                    |                                                                                            |
| 000384 <sub>H</sub>                              | —                                                      | —                                  | PACR10 [R/W] H<br>000000-0 00000--0 |                                    |                                                                                            |
| 000388 <sub>H</sub>                              | PABR11 [R/W] ,W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000 |                                    |                                     |                                    |                                                                                            |
| 00038C <sub>H</sub>                              | —                                                      | —                                  | PACR11 [R/W] H<br>000000-0 00000--0 |                                    |                                                                                            |
| 000390 <sub>H</sub>                              | PABR12 [R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000  |                                    |                                     |                                    | MPU [S]<br>(Only product mounting MPU 16ch)<br>(Only the CPU can access this area)         |
| 000394 <sub>H</sub>                              | —                                                      | —                                  | PACR12 [R/W] H<br>000000-0 00000--0 |                                    |                                                                                            |
| 000398 <sub>H</sub>                              | PABR13 [R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000  |                                    |                                     |                                    |                                                                                            |
| 00039C <sub>H</sub>                              | —                                                      | —                                  | PACR13 [R/W] H<br>000000-0 00000--0 |                                    |                                                                                            |
| 0003A0 <sub>H</sub>                              | PABR14 [R/W]W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000   |                                    |                                     |                                    |                                                                                            |
| 0003A4 <sub>H</sub>                              | —                                                      | —                                  | PACR14 [R/W] H<br>000000-0 00000--0 |                                    |                                                                                            |
| 0003A8 <sub>H</sub>                              | PABR15 [R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000  |                                    |                                     |                                    |                                                                                            |
| 0003AC <sub>H</sub>                              | —                                                      | —                                  | PACR15 [R/W] H<br>000000-0 00000--0 |                                    |                                                                                            |
| 0003B0 <sub>H</sub><br>to<br>0003FC <sub>H</sub> | —                                                      | —                                  | —                                   | —                                  | Reserved [S]                                                                               |
| 000400 <sub>H</sub>                              | ICSEL0[R/W]<br>B, H, W<br>-----000                     | ICSEL1[R/W]<br>B, H, W<br>-----000 | ICSEL2[R/W]<br>B, H, W<br>-----0    | ICSEL3[R/W]<br>B, H, W<br>-----0   | Generation and clear<br>of DMA transfer<br>request                                         |
| 000404 <sub>H</sub>                              | ICSEL4[R/W]<br>B, H, W<br>-----0                       | ICSEL5[R/W]<br>B, H, W<br>-----0   | ICSEL6[R/W]<br>B, H, W<br>-----000  | ICSEL7[R/W]<br>B, H, W<br>-----000 |                                                                                            |
| 000408 <sub>H</sub>                              | ICSEL8[R/W]<br>B, H, W<br>-----00                      | ICSEL9[R/W]<br>B, H, W<br>-----00  | ICSEL10[R/W]<br>B, H, W<br>-----00  | ICSEL11[R/W]<br>B, H, W<br>-----00 |                                                                                            |

# MB91590 Series

| Address                                      | Address offset value / Register name |                                    |                                    |                                     | Block                                              |
|----------------------------------------------|--------------------------------------|------------------------------------|------------------------------------|-------------------------------------|----------------------------------------------------|
|                                              | +0                                   | +1                                 | +2                                 | +3                                  |                                                    |
| 00040 <sub>C<sub>H</sub></sub>               | ICSEL12[R/W]<br>B, H, W<br>-----00   | ICSEL13[R/W]<br>B, H, W<br>-----0  | ICSEL14[R/W]<br>B, H, W<br>-----0  | ICSEL15[R/W]<br>B, H, W<br>-----    | Generation and clear<br>of DMA transfer<br>request |
| 000410 <sub>H</sub>                          | ICSEL16[R/W]<br>B, H, W<br>-----     | ICSEL17[R/W]<br>B, H, W<br>-----   | ICSEL18[R/W]<br>B, H, W<br>-----   | ICSEL19[R/W]<br>B, H, W<br>-----000 |                                                    |
| 000414 <sub>H</sub>                          | ICSEL20[R/W]<br>B, H, W<br>----000   | ICSEL21[R/W]<br>B, H, W<br>-----00 | ICSEL22[R/W]<br>B, H, W<br>-----00 | —                                   |                                                    |
| 000418 <sub>H</sub>                          | IRPR0H[R]<br>B, H, W<br>00-----      | IRPR0L[R]<br>B, H, W<br>00-----    | IRPR1H[R]<br>B, H, W<br>00-----    | IRPR1L[R]<br>B, H, W<br>00-----     | Interrupt request<br>batch read register           |
| 00041C <sub>H</sub>                          | IRPR2H[R]<br>B, H, W<br>00-----      | IRPR2L[R]<br>B, H, W<br>00-----    | IRPR3H[R]<br>B, H, W<br>000000--   | IRPR3L[R]<br>B, H, W<br>000000--    |                                                    |
| 000420 <sub>H</sub>                          | IRPR4H[R]<br>B, H, W<br>0000----     | IRPR4L[R]<br>B, H, W<br>0000----   | IRPR5H[R]<br>B, H, W<br>0000----   | IRPR5L[R]<br>B, H, W<br>0-----      |                                                    |
| 000424 <sub>H</sub>                          | IRPR6H[R]<br>B, H, W<br>00--0---     | IRPR6L[R]<br>B, H, W<br>000-----   | IRPR7H[R]<br>B, H, W<br>-00-----   | IRPR7L[R]<br>B, H, W<br>-----0-     |                                                    |
| 000428 <sub>H</sub>                          | IRPR8H[R]<br>B, H, W<br>00-----      | IRPR8L[R]<br>B, H, W<br>00-----    | IRPR9H[R]<br>B, H, W<br>00-----    | IRPR9L[R]<br>B, H, W<br>00-----     | Reserved                                           |
| 00042C <sub>H</sub>                          | —                                    | —                                  | —                                  | —                                   |                                                    |
| 000430 <sub>H</sub>                          | IRPR12H[R]<br>B, H, W<br>00-----     | IRPR12L[R]<br>B, H, W<br>00-----   | IRPR13H[R]<br>B, H, W<br>000-----  | IRPR13L[R]<br>B, H, W<br>00000---   | Interrupt request<br>batch read register           |
| 000434 <sub>H</sub>                          | IRPR14H[R]<br>B, H, W<br>00000000    | IRPR14L[R]<br>B, H, W<br>00000000  | IRPR15H[R]<br>B, H, W<br>000-----  | —                                   |                                                    |
| 000438 <sub>H</sub> ,<br>00043C <sub>H</sub> | —                                    | —                                  | —                                  | —                                   | Reserved                                           |
| 000440 <sub>H</sub>                          | ICR00 [R/W]<br>B, H, W<br>---11111   | ICR01 [R/W]<br>B, H, W<br>---11111 | ICR02 [R/W]<br>B, H, W<br>---11111 | ICR03 [R/W]<br>B, H, W<br>---11111  | Interrupt controller<br>[S]                        |
| 000444 <sub>H</sub>                          | ICR04 [R/W]<br>B, H, W<br>---11111   | ICR05 [R/W]<br>B, H, W<br>---11111 | ICR06 [R/W]<br>B, H, W<br>---11111 | ICR07 [R/W]<br>B, H, W<br>---11111  |                                                    |
| 000448 <sub>H</sub>                          | ICR08 [R/W]<br>B, H, W<br>---11111   | ICR09 [R/W]<br>B, H, W<br>---11111 | ICR10 [R/W]<br>B, H, W<br>---11111 | ICR11 [R/W]<br>B, H, W<br>---11111  |                                                    |
| 00044C <sub>H</sub>                          | ICR12 [R/W]<br>B, H, W<br>---11111   | ICR13 [R/W]<br>B, H, W<br>---11111 | ICR14 [R/W]<br>B, H, W<br>---11111 | ICR15 [R/W]<br>B, H, W<br>---11111  |                                                    |

| Address                                          | Address offset value / Register name |                                    |                                       |                                    | Block                                                                                                      |
|--------------------------------------------------|--------------------------------------|------------------------------------|---------------------------------------|------------------------------------|------------------------------------------------------------------------------------------------------------|
|                                                  | +0                                   | +1                                 | +2                                    | +3                                 |                                                                                                            |
| 000450 <sub>H</sub>                              | ICR16 [R/W]<br>B, H, W<br>---11111   | ICR17 [R/W]<br>B, H, W<br>---11111 | ICR18 [R/W]<br>B, H, W<br>---11111    | ICR19 [R/W]<br>B, H, W<br>---11111 | Interrupt controller<br>[S]                                                                                |
| 000454 <sub>H</sub>                              | ICR20 [R/W]<br>B, H, W<br>---11111   | ICR21 [R/W]<br>B, H, W<br>---11111 | ICR22 [R/W]<br>B, H, W<br>---11111    | ICR23 [R/W]<br>B, H, W<br>---11111 |                                                                                                            |
| 000458 <sub>H</sub>                              | ICR24 [R/W]<br>B, H, W<br>---11111   | ICR25 [R/W]<br>B, H, W<br>---11111 | ICR26 [R/W]<br>B, H, W<br>---11111    | ICR27 [R/W]<br>B, H, W<br>---11111 |                                                                                                            |
| 00045C <sub>H</sub>                              | ICR28 [R/W]<br>B, H, W<br>---11111   | ICR29 [R/W]<br>B, H, W<br>---11111 | ICR30 [R/W]<br>B, H, W<br>---11111    | ICR31 [R/W]<br>B, H, W<br>---11111 |                                                                                                            |
| 000460 <sub>H</sub>                              | ICR32 [R/W]<br>B, H, W<br>---11111   | ICR33 [R/W]<br>B, H, W<br>---11111 | ICR34 [R/W]<br>B, H, W<br>---11111    | ICR35 [R/W]<br>B, H, W<br>---11111 |                                                                                                            |
| 000464 <sub>H</sub>                              | ICR36 [R/W]<br>B, H, W<br>---11111   | ICR37 [R/W]<br>B, H, W<br>---11111 | ICR38 [R/W]<br>B, H, W<br>---11111    | ICR39 [R/W]<br>B, H, W<br>---11111 |                                                                                                            |
| 000468 <sub>H</sub>                              | ICR40 [R/W]<br>B, H, W<br>---11111   | ICR41 [R/W]<br>B, H, W<br>---11111 | ICR42 [R/W]<br>B, H, W<br>---11111    | ICR43 [R/W]<br>B, H, W<br>---11111 |                                                                                                            |
| 00046C <sub>H</sub>                              | ICR44 [R/W]<br>B, H, W<br>---11111   | ICR45 [R/W]<br>B, H, W<br>---11111 | ICR46 [R/W]<br>B, H, W<br>---11111    | ICR47 [R/W]<br>B, H, W<br>---11111 |                                                                                                            |
| 000470 <sub>H</sub><br>to<br>00047C <sub>H</sub> | —                                    | —                                  | —                                     | —                                  | Reserved [S]                                                                                               |
| 000480 <sub>H</sub>                              | RSTRR [R]<br>B, H, W<br>XXXX--XX     | RSTCR [R/W]<br>B, H, W<br>111----0 | STBCR [R/W]<br>B, H, W *3<br>000---11 | —                                  | Reset control [S]<br>Power consumption<br>control [S]<br><br>* 3:Writing to<br>STBCR by DMA is<br>disabled |
| 000484 <sub>H</sub>                              | —                                    | —                                  | —                                     | —                                  | Reserved [S]                                                                                               |
| 000488 <sub>H</sub>                              | DIVR0 [R/W]<br>B, H, W<br>000-----   | DIVR1 [R/W]<br>B, H, W<br>0001---- | DIVR2 [R/W]<br>B, H, W<br>0011----    | —                                  | Clock control [S]                                                                                          |
| 00048C <sub>H</sub>                              | —                                    | —                                  | —                                     | —                                  | Reserved [S]                                                                                               |
| 000490 <sub>H</sub>                              | IORR0[R/W]<br>B, H, W<br>-0000000    | IORR1[R/W]<br>B, H, W<br>-0000000  | IORR2[R/W]<br>B, H, W<br>-0000000     | IORR3[R/W]<br>B, H, W<br>-0000000  | DMA transfer request<br>from a peripheral [S]                                                              |
| 000494 <sub>H</sub>                              | IORR4[R/W]<br>B, H, W<br>-0000000    | IORR5[R/W]<br>B, H, W<br>-0000000  | IORR6[R/W]<br>B, H, W<br>-0000000     | IORR7[R/W]<br>B, H, W<br>-0000000  |                                                                                                            |
| 000498 <sub>H</sub>                              | IORR8[R/W]<br>B, H, W<br>-0000000    | IORR9[R/W]<br>B, H, W<br>-0000000  | IORR10[R/W]<br>B, H, W<br>-0000000    | IORR11[R/W]<br>B, H, W<br>-0000000 |                                                                                                            |

# MB91590 Series

| Address                                          | Address offset value / Register name                |                                     |                                        |                                     | Block                                         |
|--------------------------------------------------|-----------------------------------------------------|-------------------------------------|----------------------------------------|-------------------------------------|-----------------------------------------------|
|                                                  | +0                                                  | +1                                  | +2                                     | +3                                  |                                               |
| 00049C <sub>H</sub>                              | IORR12[R/W]<br>B, H, W<br>-0000000                  | IORR13[R/W]<br>B, H, W<br>-0000000  | IORR14[R/W]<br>B, H, W<br>-0000000     | IORR15[R/W]<br>B, H, W<br>-0000000  | DMA transfer request<br>from a peripheral [S] |
| 0004A0 <sub>H</sub>                              | —                                                   | —                                   | —                                      | —                                   | Reserved                                      |
| 0004A4 <sub>H</sub>                              | CANPRE [R/W]<br>B,H,W<br>----0000                   | —                                   | —                                      | —                                   | CAN prescaler                                 |
| 0004A8 <sub>H</sub>                              | —                                                   | —                                   | —                                      | —                                   | Reserved                                      |
| 0004AC <sub>H</sub>                              | —                                                   | —                                   | —                                      | —                                   | Reserved                                      |
| 0004B0 <sub>H</sub>                              | —                                                   | —                                   | —                                      | —                                   | Reserved                                      |
| 0004B4 <sub>H</sub>                              | —                                                   | —                                   | —                                      | —                                   | Reserved                                      |
| 0004B8 <sub>H</sub>                              | CUCR0 [R/W] B,H,W<br>----- ---0--00                 |                                     | CUTD0 [R/W] B,H,W<br>10000000 00000000 |                                     | RTC/WDT1<br>calibration<br>(Calibration)      |
| 0004BC <sub>H</sub>                              | CUTR0 [R] B,H,W<br>----- 00000000 00000000 00000000 |                                     |                                        |                                     |                                               |
| 0004C0 <sub>H</sub>                              | —                                                   | —                                   | —                                      | —                                   |                                               |
| 0004C4 <sub>H</sub>                              | CUCR1 [R/W] B,H,W<br>----- ---0--00                 |                                     | CUTD1[R/W] B,H,W<br>11000011 01010000  |                                     |                                               |
| 0004C8 <sub>H</sub>                              | CUTR1 [R] B,H,W<br>----- 00000000 00000000 00000000 |                                     |                                        |                                     |                                               |
| 0004CC <sub>H</sub>                              | CRTR [R/W]<br>B,H,W<br>01111111                     | —                                   | —                                      | —                                   | RC trimming<br>setting register               |
| 0004D0 <sub>H</sub><br>to<br>0004DC <sub>H</sub> | —                                                   | —                                   | —                                      | —                                   | Reserved                                      |
| 0004E0 <sub>H</sub><br>to<br>00050C <sub>H</sub> | —                                                   | —                                   | —                                      | —                                   | Reserved                                      |
| 000510 <sub>H</sub>                              | CSELR [R/W]<br>B,H,W<br>001---00                    | CMONR [R]<br>B,H,W<br>001---00      | MTMCR [R/W]<br>B,H,W<br>00001111       | STMCR [R/W]<br>B,H,W<br>0000-111    | Clock control [S]                             |
| 000514 <sub>H</sub>                              | PLLCR [R/W] B,H,W<br>----- 11110000                 |                                     | CSTBR [R/W]<br>B,H,W<br>-0000000       | PTMCR [R/W]<br>B,H,W<br>00-----     |                                               |
| 000518 <sub>H</sub>                              | —                                                   | —                                   | CPUAR [R/W]<br>B,H,W<br>0---XXX        | —                                   | Reset [S]                                     |
| 00051C <sub>H</sub>                              | —                                                   | —                                   | —                                      | —                                   | Reserved [S]                                  |
| 000520 <sub>H</sub>                              | CCPSSELR<br>[R/W] B,H,W<br>-----0                   | —                                   | —                                      | CCPSDIVR<br>[R/W] B,H,W<br>-000-000 | Clock control 2                               |
| 000524 <sub>H</sub>                              | —                                                   | CCPLLFBF<br>[R/W] B,H,W<br>-0000000 | CCSSFBR0<br>[R/W] B,H,W<br>--000000    | CCSSFBR1<br>[R/W] B,H,W<br>---00000 |                                               |

| Address                                          | Address offset value / Register name |                                                        |                                           |                                     | Block                                                                                                                                                                  |
|--------------------------------------------------|--------------------------------------|--------------------------------------------------------|-------------------------------------------|-------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|                                                  | +0                                   | +1                                                     | +2                                        | +3                                  |                                                                                                                                                                        |
| 000528 <sub>H</sub>                              | —                                    | CCSSCCR0<br>[R/W] B,H,W<br>----0000                    | CCSSCCR1<br>[R/W] H,W<br>000-----         |                                     | Clock control 2                                                                                                                                                        |
| 00052C <sub>H</sub>                              | —                                    | CCCGRCR0<br>[R/W] B,H,W<br>00----00                    | CCCGRCR1<br>[R/W] B,H,W<br>00000000       | CCCGRCR2<br>[R/W] B,H,W<br>00000000 |                                                                                                                                                                        |
| 000530 <sub>H</sub>                              | CCRTSELR<br>[R/W] B,H,W<br>0-----0   | —                                                      | CCPMUCR0<br>[R/W] B,H,W<br>0-----00       | CCPMUCR1<br>[R/W] B,H,W<br>0--00000 |                                                                                                                                                                        |
| 000534 <sub>H</sub>                              | —                                    | —                                                      | —                                         | —                                   |                                                                                                                                                                        |
| 000538 <sub>H</sub>                              | —                                    | —                                                      | —                                         | —                                   |                                                                                                                                                                        |
| 00053C <sub>H</sub>                              | —                                    | —                                                      | —                                         | —                                   |                                                                                                                                                                        |
| 000540 <sub>H</sub><br>to<br>00054C <sub>H</sub> | —                                    | —                                                      | —                                         | —                                   | Reserved                                                                                                                                                               |
| 000550 <sub>H</sub>                              | EIRR0<br>[R/W] B,H,W<br>XXXXXXXXXX   | ENIR0<br>[R/W] B,H,W<br>00000000                       | ELVR0<br>[R/W] B,H,W<br>00000000 00000000 |                                     | External interrupt<br>(INT0 to INT7)                                                                                                                                   |
| 000554 <sub>H</sub>                              | EIRR1<br>[R/W] B,H,W<br>XXXXXXXXXX   | ENIR1<br>[R/W] B,H,W<br>00000000                       | ELVR1<br>[R/W] B,H,W<br>00000000 00000000 |                                     | External interrupt<br>(INT8 to INT15)                                                                                                                                  |
| 000558 <sub>H</sub>                              | —                                    | —                                                      | —                                         | —                                   | Reserved                                                                                                                                                               |
| 00055C <sub>H</sub>                              | —                                    | —                                                      | WTDR[R/W] H<br>00000000 00000000          |                                     | Real-time clock                                                                                                                                                        |
| 000560 <sub>H</sub>                              | —                                    | WTCRH<br>[R/W] B<br>-----00                            | WTCRM<br>[R/W] B,H<br>00000000            | WTCRL<br>[R/W] B,H<br>----00-0      |                                                                                                                                                                        |
| 000564 <sub>H</sub>                              | —                                    | WTBRH<br>[R/W] B<br>--XXXXXX                           | WTBRM<br>[R/W] B<br>XXXXXXXXXX            | WTBRL<br>[R/W] B<br>XXXXXXXXXX      |                                                                                                                                                                        |
| 000568 <sub>H</sub>                              | WTHR<br>[R/W] B,H<br>---00000        | WTMR<br>[R/W] B,H<br>--000000                          | WTSR<br>[R/W] B<br>--000000               | —                                   |                                                                                                                                                                        |
| 00056C <sub>H</sub>                              | —                                    | CSVCR<br>[R/W] B<br>-001110-<br>-001010-* <sup>4</sup> | —                                         | —                                   | Clock supervisor<br>* <sup>4</sup> :An initial value is<br>different by part<br>number.For details,<br>refer to the CSVCR<br>register in chapter<br>“Clock Supervisor” |
| 000570 <sub>H</sub><br>to<br>00057C <sub>H</sub> | —                                    | —                                                      | —                                         | —                                   | Reserved                                                                                                                                                               |

# MB91590 Series

| Address                                          | Address offset value / Register name |                                     |                                     |    | Block               |
|--------------------------------------------------|--------------------------------------|-------------------------------------|-------------------------------------|----|---------------------|
|                                                  | +0                                   | +1                                  | +2                                  | +3 |                     |
| 000580 <sub>H</sub>                              | REGSEL<br>[R/W] B,H,W<br>0110011-    | —                                   | —                                   | —  | Regulator control   |
| 000584 <sub>H</sub>                              | LVD5R<br>[R/W] B,H,W<br>-----1       | LVD5F<br>[R/W] B,H,W<br>0-100--1    | LVD<br>[R/W] B,H,W<br>01000--0      | —  | Low-power detection |
| 000588 <sub>H</sub>                              | GLVD5R[R/W]<br>B,H,W<br>0-01-0-X     | GLVD5F[R/W]<br>B,H,W<br>0-0100-X    | GLVD[R/W]<br>B,H,W<br>010000-X      | —  |                     |
| 00058C <sub>H</sub>                              | —                                    | —                                   | —                                   | —  | Reserved            |
| 000590 <sub>H</sub>                              | PMUSTR<br>[R/W] B,H,W<br>0-----1X    | PMUCTLR<br>[R/W] B,H,W<br>0-00----  | PWRTMCTL<br>[R/W] B,H,W<br>-----011 | —  | PMU                 |
| 000594 <sub>H</sub>                              | PMUINTF0<br>[R/W] B,H,W<br>00000000  | PMUINTF1<br>[R/W] B,H,W<br>00000000 | PMUINTF2<br>[R/W] B,H,W<br>0000---- | —  |                     |
| 000598 <sub>H</sub>                              | GSTR[R]<br>B,H,W<br>0-----           | GCTLR[R/W]<br>B,H,W<br>0000-111     | —                                   | —  |                     |
| 00059C <sub>H</sub>                              | —                                    | —                                   | —                                   | —  |                     |
| 0005A0 <sub>H</sub><br>to<br>0005FC <sub>H</sub> | —                                    | —                                   | —                                   | —  | Reserved            |
| 000600 <sub>H</sub><br>to<br>00060C <sub>H</sub> | —                                    | —                                   | —                                   | —  | Reserved[S]         |
| 000610 <sub>H</sub><br>to<br>00063C <sub>H</sub> | —                                    | —                                   | —                                   | —  | Reserved[S]         |
| 000640 <sub>H</sub><br>to<br>00064C <sub>H</sub> | —                                    | —                                   | —                                   | —  | Reserved[S]         |
| 000650 <sub>H</sub><br>to<br>00067C <sub>H</sub> | —                                    | —                                   | —                                   | —  | Reserved[S]         |
| 000680 <sub>H</sub><br>to<br>00068C <sub>H</sub> | —                                    | —                                   | —                                   | —  | Reserved[S]         |
| 000690 <sub>H</sub><br>to<br>0006BC <sub>H</sub> | —                                    | —                                   | —                                   | —  | Reserved[S]         |
| 0006C0 <sub>H</sub><br>to<br>0006CC <sub>H</sub> | —                                    | —                                   | —                                   | —  | Reserved[S]         |
| 0006D0 <sub>H</sub><br>to<br>0006F0 <sub>H</sub> | —                                    | —                                   | —                                   | —  | Reserved            |

| Address                                          | Address offset value / Register name                  |                               |                                  |                         | Block                        |
|--------------------------------------------------|-------------------------------------------------------|-------------------------------|----------------------------------|-------------------------|------------------------------|
|                                                  | +0                                                    | +1                            | +2                               | +3                      |                              |
| 0006F4 <sub>H</sub>                              | —                                                     | —                             | —                                | —                       | Reserved                     |
| 0006F8 <sub>H</sub><br>to<br>00070C <sub>H</sub> | —                                                     | —                             | —                                | —                       | Reserved                     |
| 000710 <sub>H</sub>                              | BPC CRA[R/W]<br>B<br>00000000                         | BPC CRB[R/W]<br>B<br>00000000 | BPC CRC[R/W]<br>B<br>00000000    | —                       | Bus performance<br>counter   |
| 000714 <sub>H</sub>                              | BPC TRA[R/W] W<br>00000000 00000000 00000000 00000000 |                               |                                  |                         |                              |
| 000718 <sub>H</sub>                              | BPC TRB[R/W] W<br>00000000 00000000 00000000 00000000 |                               |                                  |                         |                              |
| 00071C <sub>H</sub>                              | BPC TRC[R/W] W<br>00000000 00000000 00000000 00000000 |                               |                                  |                         |                              |
| 000720 <sub>H</sub><br>to<br>0007F8 <sub>H</sub> | —                                                     | —                             | —                                | —                       | Reserved                     |
| 0007FC <sub>H</sub>                              | BMODR[R]<br>B, H, W<br>XXXXXXXX                       | —                             | —                                | —                       | Operation mode               |
| 000800 <sub>H</sub><br>to<br>00083C <sub>H</sub> | —                                                     | —                             | —                                | —                       | Reserved [S]                 |
| 000840 <sub>H</sub>                              | FCTLR[R/W] H<br>-0--1000 0--0----                     |                               | —                                | FSTR[R/W] B<br>-----001 | Flash memory<br>register [S] |
| 000844 <sub>H</sub><br>to<br>000854 <sub>H</sub> | —                                                     | —                             | —                                | —                       | Reserved [S]                 |
| 000858 <sub>H</sub>                              | —                                                     | —                             | WREN[R/W] H<br>00000000 00000000 |                         | Wild register [S]            |
| 00085C <sub>H</sub><br>to<br>00087C <sub>H</sub> | —                                                     | —                             | —                                | —                       | Reserved [S]                 |
| 000880 <sub>H</sub>                              | WRAR00[R/W] W<br>----- --XXXXXX XXXXXXXX XXXXXX--     |                               |                                  |                         | Wild register [S]            |
| 000884 <sub>H</sub>                              | WRDR00[R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX  |                               |                                  |                         |                              |
| 000888 <sub>H</sub>                              | WRAR01[R/W] W<br>----- --XXXXXX XXXXXXXX XXXXXX--     |                               |                                  |                         |                              |
| 00088C <sub>H</sub>                              | WRDR01[R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX  |                               |                                  |                         |                              |
| 000890 <sub>H</sub>                              | WRAR02[R/W] W<br>----- --XXXXXX XXXXXXXX XXXXXX--     |                               |                                  |                         |                              |
| 000894 <sub>H</sub>                              | WRDR02[R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX  |                               |                                  |                         |                              |
| 000898 <sub>H</sub>                              | WRAR03[R/W] W<br>----- --XXXXXX XXXXXXXX XXXXXX--     |                               |                                  |                         |                              |

# MB91590 Series

| Address             | Address offset value / Register name                 |    |    |    | Block             |
|---------------------|------------------------------------------------------|----|----|----|-------------------|
|                     | +0                                                   | +1 | +2 | +3 |                   |
| 00089C <sub>H</sub> | WRDR03[R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |    |    |    | Wild register [S] |
| 0008A0 <sub>H</sub> | WRAR04[R/W] W<br>----- --XXXXXX XXXXXXXX XXXXXX--    |    |    |    |                   |
| 0008A4 <sub>H</sub> | WRDR04[R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |    |    |    |                   |
| 0008A8 <sub>H</sub> | WRAR05[R/W] W<br>----- --XXXXXX XXXXXXXX XXXXXX--    |    |    |    |                   |
| 0008AC <sub>H</sub> | WRDR05[R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |    |    |    |                   |
| 0008B0 <sub>H</sub> | WRAR06[R/W] W<br>----- --XXXXXX XXXXXXXX XXXXXX--    |    |    |    |                   |
| 0008B4 <sub>H</sub> | WRDR06[R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |    |    |    |                   |
| 0008B8 <sub>H</sub> | WRAR07[R/W] W<br>----- --XXXXXX XXXXXXXX XXXXXX--    |    |    |    |                   |
| 0008BC <sub>H</sub> | WRDR07[R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |    |    |    |                   |
| 0008C0 <sub>H</sub> | WRAR08[R/W] W<br>----- --XXXXXX XXXXXXXX XXXXXX--    |    |    |    |                   |
| 0008C4 <sub>H</sub> | WRDR08[R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |    |    |    |                   |
| 0008C8 <sub>H</sub> | WRAR09[R/W] W<br>----- --XXXXXX XXXXXXXX XXXXXX--    |    |    |    |                   |
| 0008CC <sub>H</sub> | WRDR09[R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |    |    |    |                   |
| 0008D0 <sub>H</sub> | WRAR10[R/W] W<br>----- --XXXXXX XXXXXXXX XXXXXX--    |    |    |    |                   |
| 0008D4 <sub>H</sub> | WRDR10[R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |    |    |    |                   |
| 0008D8 <sub>H</sub> | WRAR11[R/W] W<br>----- --XXXXXX XXXXXXXX XXXXXX--    |    |    |    |                   |
| 0008DC <sub>H</sub> | WRDR11[R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |    |    |    |                   |
| 0008E0 <sub>H</sub> | WRAR12[R/W] W<br>----- --XXXXXX XXXXXXXX XXXXXX--    |    |    |    |                   |
| 0008E4 <sub>H</sub> | WRDR12[R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |    |    |    |                   |
| 0008E8 <sub>H</sub> | WRAR13[R/W] W<br>----- --XXXXXX XXXXXXXX XXXXXX--    |    |    |    |                   |
| 0008EC <sub>H</sub> | WRDR13[R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |    |    |    |                   |
| 0008F0 <sub>H</sub> | WRAR14[R/W] W<br>----- --XXXXXX XXXXXXXX XXXXXX--    |    |    |    |                   |
| 0008F4 <sub>H</sub> | WRDR14[R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |    |    |    |                   |

| Address                                          | Address offset value / Register name                 |    |                                   |    | Block              |
|--------------------------------------------------|------------------------------------------------------|----|-----------------------------------|----|--------------------|
|                                                  | +0                                                   | +1 | +2                                | +3 |                    |
| 0008F8 <sub>H</sub>                              | WRAR15[R/W] W<br>----- --XXXXXX XXXXXXXX XXXXXX--    |    |                                   |    | Wild register [S]  |
| 0008FC <sub>H</sub>                              | WRDR15[R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |    |                                   |    |                    |
| 000900 <sub>H</sub><br>to<br>000BF8 <sub>H</sub> | —                                                    | —  | —                                 | —  | Reserved           |
| 000BFC <sub>H</sub>                              | —                                                    | —  | UER [W] B,H,W<br>-----X           |    | OCDU               |
| 000C00 <sub>H</sub>                              | DCCR0[R/W] W<br>0----000 --00--00 00000000 0-000000  |    |                                   |    | DMA controller [S] |
| 000C04 <sub>H</sub>                              | DCSR0[R/W] H<br>0-----000                            |    | DTCR0[R/W] H<br>00000000 00000000 |    |                    |
| 000C08 <sub>H</sub>                              | DSAR0[R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX  |    |                                   |    |                    |
| 000C0C <sub>H</sub>                              | DDAR0[R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX  |    |                                   |    |                    |
| 000C10 <sub>H</sub>                              | DCCR1[R/W] W<br>0----000 --00--00 00000000 0-000000  |    |                                   |    |                    |
| 000C14 <sub>H</sub>                              | DCSR1[R/W] H<br>0-----000                            |    | DTCR1[R/W] H<br>00000000 00000000 |    |                    |
| 000C18 <sub>H</sub>                              | DSAR1[R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX  |    |                                   |    |                    |
| 000C1C <sub>H</sub>                              | DDAR1[R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX  |    |                                   |    |                    |
| 000C20 <sub>H</sub>                              | DCCR2[R/W] W<br>0----000 --00--00 00000000 0-000000  |    |                                   |    |                    |
| 000C24 <sub>H</sub>                              | DCSR2[R/W] H<br>0-----000                            |    | DTCR2[R/W] H<br>00000000 00000000 |    |                    |
| 000C28 <sub>H</sub>                              | DSAR2[R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX  |    |                                   |    |                    |
| 000C2C <sub>H</sub>                              | DDAR2[R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX  |    |                                   |    |                    |
| 000C30 <sub>H</sub>                              | DCCR3[R/W] W<br>0----000 --00--00 00000000 0-000000  |    |                                   |    |                    |
| 000C34 <sub>H</sub>                              | DCSR3[R/W] H<br>0-----000                            |    | DTCR3[R/W] H<br>00000000 00000000 |    |                    |
| 000C38 <sub>H</sub>                              | DSAR3[R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX  |    |                                   |    |                    |
| 000C3C <sub>H</sub>                              | DDAR3[R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX  |    |                                   |    |                    |
| 000C40 <sub>H</sub>                              | DCCR4[R/W] W<br>0----000 --00--00 00000000 0-000000  |    |                                   |    |                    |
| 000C44 <sub>H</sub>                              | DCSR4[R/W] H<br>0-----000                            |    | DTCR4[R/W] H<br>00000000 00000000 |    |                    |
| 000C48 <sub>H</sub>                              | DSAR4[R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX  |    |                                   |    |                    |

# MB91590 Series

| Address                        | Address offset value / Register name                           |    |                                    |    | Block              |
|--------------------------------|----------------------------------------------------------------|----|------------------------------------|----|--------------------|
|                                | +0                                                             | +1 | +2                                 | +3 |                    |
| 000C4 <sub>C<sub>H</sub></sub> | DDAR4[R/W] W<br>XXXXXXXXXX XXXXXXXXXXX XXXXXXXXXXX XXXXXXXXXXX |    |                                    |    | DMA controller [S] |
| 000C50 <sub>H</sub>            | DCCR5[R/W] W<br>0----000 --00--00 00000000 0-000000            |    |                                    |    |                    |
| 000C54 <sub>H</sub>            | DCSR5[R/W] H<br>0----- -----000                                |    | DTCR5[R/W] H<br>00000000 00000000  |    |                    |
| 000C58 <sub>H</sub>            | DSAR5[R/W] W<br>XXXXXXXXXX XXXXXXXXXXX XXXXXXXXXXX XXXXXXXXXXX |    |                                    |    |                    |
| 000C5C <sub>H</sub>            | DDAR5[R/W] W<br>XXXXXXXXXX XXXXXXXXXXX XXXXXXXXXXX XXXXXXXXXXX |    |                                    |    |                    |
| 000C60 <sub>H</sub>            | DCCR6[R/W] W<br>0----000 --00--00 00000000 0-000000            |    |                                    |    |                    |
| 000C64 <sub>H</sub>            | DCSR6[R/W] H<br>0----- -----000                                |    | DTCR6[R/W] H<br>00000000 00000000  |    |                    |
| 000C68 <sub>H</sub>            | DSAR6[R/W] W<br>XXXXXXXXXX XXXXXXXXXXX XXXXXXXXXXX XXXXXXXXXXX |    |                                    |    |                    |
| 000C6C <sub>H</sub>            | DDAR6[R/W] W<br>XXXXXXXXXX XXXXXXXXXXX XXXXXXXXXXX XXXXXXXXXXX |    |                                    |    |                    |
| 000C70 <sub>H</sub>            | DCCR7[R/W] W<br>0----000 --00--00 00000000 0-000000            |    |                                    |    |                    |
| 000C74 <sub>H</sub>            | DCSR7[R/W] H<br>0----- -----000                                |    | DTCR7[R/W] H<br>00000000 00000000  |    |                    |
| 000C78 <sub>H</sub>            | DSAR7[R/W] W<br>XXXXXXXXXX XXXXXXXXXXX XXXXXXXXXXX XXXXXXXXXXX |    |                                    |    |                    |
| 000C7C <sub>H</sub>            | DDAR7[R/W] W<br>XXXXXXXXXX XXXXXXXXXXX XXXXXXXXXXX XXXXXXXXXXX |    |                                    |    |                    |
| 000C80 <sub>H</sub>            | DCCR8[R/W] W<br>0----000 --00--00 00000000 0-000000            |    |                                    |    |                    |
| 000C84 <sub>H</sub>            | DCSR8[R/W] H<br>0----- -----000                                |    | DTCR8[R/W] H<br>00000000 00000000  |    |                    |
| 000C88 <sub>H</sub>            | DSAR8[R/W] W<br>XXXXXXXXXX XXXXXXXXXXX XXXXXXXXXXX XXXXXXXXXXX |    |                                    |    |                    |
| 000C8C <sub>H</sub>            | DDAR8[R/W] W<br>XXXXXXXXXX XXXXXXXXXXX XXXXXXXXXXX XXXXXXXXXXX |    |                                    |    |                    |
| 000C90 <sub>H</sub>            | DCCR9[R/W] W<br>0----000 --00--00 00000000 0-000000            |    |                                    |    |                    |
| 000C94 <sub>H</sub>            | DCSR9[R/W] H<br>0----- -----000                                |    | DTCR9[R/W] H<br>00000000 00000000  |    |                    |
| 000C98 <sub>H</sub>            | DSAR9[R/W] W<br>XXXXXXXXXX XXXXXXXXXXX XXXXXXXXXXX XXXXXXXXXXX |    |                                    |    |                    |
| 000C9C <sub>H</sub>            | DDAR9[R/W] W<br>XXXXXXXXXX XXXXXXXXXXX XXXXXXXXXXX XXXXXXXXXXX |    |                                    |    |                    |
| 000CA0 <sub>H</sub>            | DCCR10[R/W] W<br>0----000 --00--00 00000000 0-000000           |    |                                    |    |                    |
| 000CA4 <sub>H</sub>            | DCSR10[R/W] H<br>0----- -----000                               |    | DTCR10[R/W] H<br>00000000 00000000 |    |                    |

| Address             | Address offset value / Register name                 |    |                                    |    | Block              |
|---------------------|------------------------------------------------------|----|------------------------------------|----|--------------------|
|                     | +0                                                   | +1 | +2                                 | +3 |                    |
| 000CA8 <sub>H</sub> | DSAR10[R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |    |                                    |    | DMA controller [S] |
| 000CAC <sub>H</sub> | DDAR10[R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |    |                                    |    |                    |
| 000CB0 <sub>H</sub> | DCCR11[R/W] W<br>0----000 --00--00 00000000 0-000000 |    |                                    |    |                    |
| 000CB4 <sub>H</sub> | DCSR11[R/W] H<br>0----- -----000                     |    | DTCR11[R/W] H<br>00000000 00000000 |    |                    |
| 000CB8 <sub>H</sub> | DSAR11[R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |    |                                    |    |                    |
| 000CBC <sub>H</sub> | DDAR11[R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |    |                                    |    |                    |
| 000CC0 <sub>H</sub> | DCCR12[R/W] W<br>0----000 --00--00 00000000 0-000000 |    |                                    |    |                    |
| 000CC4 <sub>H</sub> | DCSR12[R/W] H<br>0----- -----000                     |    | DTCR12[R/W] H<br>00000000 00000000 |    |                    |
| 000CC8 <sub>H</sub> | DSAR12[R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |    |                                    |    |                    |
| 000CCC <sub>H</sub> | DDAR12[R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |    |                                    |    |                    |
| 000CD0 <sub>H</sub> | DCCR13[R/W] W<br>0----000 --00--00 00000000 0-000000 |    |                                    |    |                    |
| 000CD4 <sub>H</sub> | DCSR13[R/W] H<br>0----- -----000                     |    | DTCR13[R/W] H<br>00000000 00000000 |    |                    |
| 000CD8 <sub>H</sub> | DSAR13[R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |    |                                    |    |                    |
| 000CDC <sub>H</sub> | DDAR13[R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |    |                                    |    |                    |
| 000CE0 <sub>H</sub> | DCCR14[R/W] W<br>0----000 --00--00 00000000 0-000000 |    |                                    |    |                    |
| 000CE4 <sub>H</sub> | DCSR14[R/W] H<br>0----- -----000                     |    | DTCR14[R/W] H<br>00000000 00000000 |    |                    |
| 000CE8 <sub>H</sub> | DSAR14[R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |    |                                    |    |                    |
| 000CEC <sub>H</sub> | DDAR14[R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |    |                                    |    |                    |
| 000CF0 <sub>H</sub> | DCCR15[R/W] W<br>0----000 --00--00 00000000 0-000000 |    |                                    |    |                    |
| 000CF4 <sub>H</sub> | DCSR15[R/W] H<br>0----- -----000                     |    | DTCR15[R/W] H<br>00000000 00000000 |    |                    |
| 000CF8 <sub>H</sub> | DSAR15[R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |    |                                    |    |                    |
| 000CFC <sub>H</sub> | DDAR15[R/W] W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |    |                                    |    |                    |

# MB91590 Series

| Address                                          | Address offset value / Register name |                                 |                                 |                                 | Block                      |
|--------------------------------------------------|--------------------------------------|---------------------------------|---------------------------------|---------------------------------|----------------------------|
|                                                  | +0                                   | +1                              | +2                              | +3                              |                            |
| 000D00 <sub>H</sub><br>to<br>000DF0 <sub>H</sub> | —                                    | —                               | —                               | —                               | Reserved [S]               |
| 000DF4 <sub>H</sub>                              | —                                    | —                               | DNMIR[R/W] B<br>0-----0         | DILVR[R/W] B<br>---11111        | DMA controller [S]         |
| 000DF8 <sub>H</sub>                              | DMACR[R/W] W<br>0----- 0----- 0----- |                                 |                                 |                                 |                            |
| 000DFC <sub>H</sub>                              | —                                    | —                               | —                               | —                               | Reserved [S]               |
| 000E00 <sub>H</sub>                              | DDR00[R/W]<br>B,H,W<br>00000000      | DDR01[R/W]<br>B,H,W<br>00000000 | DDR02[R/W]<br>B,H,W<br>00000000 | DDR03[R/W]<br>B,H,W<br>00000000 | Data direction<br>register |
| 000E04 <sub>H</sub>                              | DDR04[R/W]<br>B,H,W<br>00000000      | DDR05[R/W]<br>B,H,W<br>00000000 | DDR06[R/W]<br>B,H,W<br>00000000 | DDR07[R/W]<br>B,H,W<br>00000000 |                            |
| 000E08 <sub>H</sub>                              | DDR08[R/W]<br>B,H,W<br>00000000      | DDR09[R/W]<br>B,H,W<br>00000000 | DDR10[R/W]<br>B,H,W<br>00000000 | DDR11[R/W]<br>B,H,W<br>00000000 |                            |
| 000E0C <sub>H</sub>                              | DDR12[R/W]<br>B,H,W<br>00000000      | DDR13[R/W]<br>B,H,W<br>00-00000 | —                               | —                               |                            |
| 000E10 <sub>H</sub>                              | DDRA[R/W]<br>B,H,W<br>000000--       | DDRB[R/W]<br>B,H,W<br>000000--  | DDRC[R/W]<br>B,H,W<br>000000--  | DDRD[R/W]<br>B,H,W<br>000000--  |                            |
| 000E14 <sub>H</sub>                              | DDRE[R/W]<br>B,H,W<br>000000--       | DDRF[R/W]<br>B,H,W<br>000000--  | DDRG[R/W]<br>B,H,W<br>00000000  | DDRH[R/W]<br>B,H,W<br>----0---  |                            |
| 000E18 <sub>H</sub><br>to<br>000E1C <sub>H</sub> | —                                    | —                               | —                               | —                               | Reserved                   |
| 000E20 <sub>H</sub>                              | PFR00[R/W]<br>B,H,W<br>00000000      | PFR01[R/W]<br>B,H,W<br>00000000 | PFR02[R/W]<br>B,H,W<br>00000000 | PFR03[R/W]<br>B,H,W<br>00000000 | Port function register     |
| 000E24 <sub>H</sub>                              | PFR04[R/W]<br>B,H,W<br>00000000      | PFR05[R/W]<br>B,H,W<br>-0000000 | PFR06[R/W]<br>B,H,W<br>00000000 | PFR07[R/W]<br>B,H,W<br>00000000 |                            |
| 000E28 <sub>H</sub>                              | PFR08[R/W]<br>B,H,W<br>00000000      | PFR09[R/W]<br>B,H,W<br>0-000000 | PFR10[R/W]<br>B,H,W<br>00000000 | PFR11[R/W]<br>B,H,W<br>00000000 |                            |
| 000E2C <sub>H</sub>                              | PFR12[R/W]<br>B,H,W<br>0-000000      | PFR13[R/W]<br>B,H,W<br>---00000 | —                               | —                               |                            |
| 000E30 <sub>H</sub>                              | PFRA[R/W]<br>B,H,W<br>-----          | PFRB[R/W]<br>B,H,W<br>-----     | PFRC[R/W]<br>B,H,W<br>-----     | PFRD[R/W]<br>B,H,W<br>000000--  |                            |
| 000E34 <sub>H</sub>                              | PFRE[R/W]<br>B,H,W<br>000000--       | PFRF[R/W]<br>B,H,W<br>000000--  | PFRG[R/W]<br>B,H,W<br>00000---  | PFRH[R/W]<br>B,H,W<br>-----     |                            |

| Address                                          | Address offset value / Register name |                                  |                                  |                                  | Block                              |
|--------------------------------------------------|--------------------------------------|----------------------------------|----------------------------------|----------------------------------|------------------------------------|
|                                                  | +0                                   | +1                               | +2                               | +3                               |                                    |
| 000E38 <sub>H</sub><br>to<br>000E3C <sub>H</sub> | —                                    | —                                | —                                | —                                | Reserved                           |
| 000E40 <sub>H</sub>                              | PDDR00[R]<br>B,H,W<br>XXXXXXXXXX     | PDDR01[R]<br>B,H,W<br>XXXXXXXXXX | PDDR02[R]<br>B,H,W<br>XXXXXXXXXX | PDDR03[R]<br>B,H,W<br>XXXXXXXXXX | Input data direct read<br>register |
| 000E44 <sub>H</sub>                              | PDDR04[R]<br>B,H,W<br>XXXXXXXXXX     | PDDR05[R]<br>B,H,W<br>XXXXXXXXXX | PDDR06[R]<br>B,H,W<br>XXXXXXXXXX | PDDR07[R]<br>B,H,W<br>XXXXXXXXXX |                                    |
| 000E48 <sub>H</sub>                              | PDDR08[R]<br>B,H,W<br>XXXXXXXXXX     | PDDR09[R]<br>B,H,W<br>XXXXXXXXXX | PDDR10[R]<br>B,H,W<br>XXXXXXXXXX | PDDR11[R]<br>B,H,W<br>XXXXXXXXXX |                                    |
| 000E4C <sub>H</sub>                              | PDDR12[R]<br>B,H,W<br>XXXXXXXXXX     | PDDR13[R]<br>B,H,W<br>XX-XXXXXX  | —                                | —                                |                                    |
| 000E50 <sub>H</sub>                              | PDDRA[R]<br>B,H,W<br>XXXXXXX--       | PDDRB[R]<br>B,H,W<br>XXXXXXX--   | PDDRC[R]<br>B,H,W<br>XXXXXXX--   | PDDRD[R]<br>B,H,W<br>XXXXXXX--   |                                    |
| 000E54 <sub>H</sub>                              | PDDRE[R]<br>B,H,W<br>XXXXXXX--       | PDDRF[R]<br>B,H,W<br>XXXXXXX--   | PDDRG[R]<br>B,H,W<br>XXXXXXXXXX  | PDDRH[R]<br>B,H,W<br>----X--     |                                    |
| 000E58 <sub>H</sub><br>to<br>000E5C <sub>H</sub> | —                                    | —                                | —                                | —                                | Reserved                           |
| 000E60 <sub>H</sub>                              | EPFR00[R/W]<br>B,H,W<br>00000000     | EPFR01[R/W]<br>B,H,W<br>----0000 | EPFR02[R/W]<br>B,H,W<br>---00000 | EPFR03[R/W]<br>B,H,W<br>---00000 | Extended port<br>function register |
| 000E64 <sub>H</sub>                              | EPFR04[R/W]<br>B,H,W<br>---00000     | EPFR05[R/W]<br>B,H,W<br>---00000 | EPFR06[R/W]<br>B,H,W<br>---00000 | EPFR07[R/W]<br>B,H,W<br>---00000 |                                    |
| 000E68 <sub>H</sub>                              | EPFR08[R/W]<br>B,H,W<br>---00000     | EPFR09[R/W]<br>B,H,W<br>---00000 | EPFR10[R/W]<br>B,H,W<br>-0000000 | EPFR11[R/W]<br>B,H,W<br>--000000 |                                    |
| 000E6C <sub>H</sub>                              | EPFR12[R/W]<br>B,H,W<br>--000000     | EPFR13[R/W]<br>B,H,W<br>--000000 | EPFR14[R/W]<br>B,H,W<br>--000000 | EPFR15[R/W]<br>B,H,W<br>-0000000 |                                    |
| 000E70 <sub>H</sub>                              | EPFR16[R/W]<br>B,H,W<br>00000000     | EPFR17[R/W]<br>B,H,W<br>00000000 | EPFR18[R/W]<br>B,H,W<br>10000000 | EPFR19[R/W]<br>B,H,W<br>11111111 |                                    |
| 000E74 <sub>H</sub>                              | EPFR20[R/W]<br>B,H,W<br>-1111111     | EPFR21[R/W]<br>B,H,W<br>00000000 | EPFR22[R/W]<br>B,H,W<br>00000000 | EPFR23[R/W]<br>B,H,W<br>00000000 |                                    |
| 000E78 <sub>H</sub>                              | EPFR24[R/W]<br>B,H,W<br>-----000     | EPFR25[R/W]<br>B,H,W<br>-----000 | EPFR26[R/W]<br>B,H,W<br>----0000 | EPFR27[R/W]<br>B,H,W<br>---00000 |                                    |
| 000E7C <sub>H</sub>                              | EPFR28[R/W]<br>B,H,W<br>-----00      | EPFR29[R/W]<br>B,H,W<br>00000000 | EPFR30[R/W]<br>B,H,W<br>00000000 | EPFR31[R/W]<br>B,H,W<br>00000000 |                                    |

# MB91590 Series

| Address                                          | Address offset value / Register name |                                  |                                  |                                  | Block                                 |
|--------------------------------------------------|--------------------------------------|----------------------------------|----------------------------------|----------------------------------|---------------------------------------|
|                                                  | +0                                   | +1                               | +2                               | +3                               |                                       |
| 000E80 <sub>H</sub>                              | EPFR32[R/W]<br>B,H,W<br>00000000     | EPFR33[R/W]<br>B,H,W<br>---00000 | EPFR34[R/W]<br>B,H,W<br>---00000 | EPFR35[R/W]<br>B,H,W<br>---00000 | Extended port<br>function register    |
| 000E84 <sub>H</sub>                              | EPFR36[R/W]<br>B,H,W<br>---00000     | EPFR37[R/W]<br>B,H,W<br>00000000 | EPFR38[R/W]<br>B,H,W<br>---00000 | EPFR39[R/W]<br>B,H,W<br>00000000 | Extended port<br>function register    |
| 000E88 <sub>H</sub>                              | EPFR40[R/W]<br>B,H,W<br>--000000     | EPFR41[R/W]<br>B,H,W<br>-----000 | EPFR42[R/W]<br>B,H,W<br>-----00  | EPFR43[R/W]<br>B,H,W<br>00000000 |                                       |
| 000E8C <sub>H</sub>                              | EPFR44[R/W]<br>B,H,W<br>00000000     | EPFR45[R/W]<br>B,H,W<br>00000000 | EPFR46[R/W]<br>B,H,W<br>--000000 | EPFR47[R/W]<br>B,H,W<br>-----0   |                                       |
| 000E90 <sub>H</sub>                              | EPFR48[R/W]<br>B,H,W<br>00000000     | EPFR49[R/W]<br>B,H,W<br>00000000 | EPFR50[R/W]<br>B,H,W<br>00000000 | EPFR51[R/W]<br>B,H,W<br>---00000 |                                       |
| 000E94 <sub>H</sub>                              | EPFR52[R/W]<br>B,H,W<br>-----000     | EPFR53[R/W]<br>B,H,W<br>---00000 | EPFR54[R/W]<br>B,H,W<br>----0000 | EPFR55[R/W]<br>B,H,W<br>-----01  |                                       |
| 000E98 <sub>H</sub><br>to<br>000E9C <sub>H</sub> | —                                    | —                                | —                                | —                                | Reserved                              |
| 000EA0 <sub>H</sub>                              | PPCR00[R/W]<br>B,H,W<br>11111111     | PPCR01[R/W]<br>B,H,W<br>11111111 | PPCR02[R/W]<br>B,H,W<br>11111111 | PPCR03[R/W]<br>B,H,W<br>11111111 | Port pull-up/down<br>control register |
| 000EA4 <sub>H</sub>                              | PPCR04[R/W]<br>B,H,W<br>11111111     | PPCR05[R/W]<br>B,H,W<br>11111111 | PPCR06[R/W]<br>B,H,W<br>11111111 | PPCR07[R/W]<br>B,H,W<br>11111111 |                                       |
| 000EA8 <sub>H</sub>                              | PPCR08[R/W]<br>B,H,W<br>11111111     | PPCR09[R/W]<br>B,H,W<br>11111111 | PPCR10[R/W]<br>B,H,W<br>11111111 | PPCR11[R/W]<br>B,H,W<br>11111111 |                                       |
| 000EAC <sub>H</sub>                              | PPCR12[R/W]<br>B,H,W<br>11111111     | PPCR13[R/W]<br>B,H,W<br>11-11111 | —                                | —                                |                                       |
| 000EB0 <sub>H</sub>                              | PPCRA[R/W]<br>B,H,W<br>111111--      | PPCRB[R/W]<br>B,H,W<br>111111--  | PPCRC[R/W]<br>B,H,W<br>111111--  | PPCRD[R/W]<br>B,H,W<br>111111--  |                                       |
| 000EB4 <sub>H</sub>                              | PPCRE[R/W]<br>B,H,W<br>111111--      | PPCRF[R/W]<br>B,H,W<br>111111--  | PPCRG[R/W]<br>B,H,W<br>11111111  | PPCRH[R/W]<br>B,H,W<br>----1---  | Reserved                              |
| 000EB8 <sub>H</sub><br>to<br>000EBC <sub>H</sub> | —                                    | —                                | —                                | —                                |                                       |
| 000EC0 <sub>H</sub>                              | PPER00[R/W]<br>B,H,W<br>00000000     | PPER01[R/W]<br>B,H,W<br>00000000 | PPER02[R/W]<br>B,H,W<br>00000000 | PPER03[R/W]<br>B,H,W<br>00000000 | Port pull-up/down<br>enable register  |
| 000EC4 <sub>H</sub>                              | PPER04[R/W]<br>B,H,W<br>00000000     | PPER05[R/W]<br>B,H,W<br>00000000 | PPER06[R/W]<br>B,H,W<br>00000000 | PPER07[R/W]<br>B,H,W<br>00000000 |                                       |

| Address                                          | Address offset value / Register name |                                   |                                   |                                   | Block                                              |
|--------------------------------------------------|--------------------------------------|-----------------------------------|-----------------------------------|-----------------------------------|----------------------------------------------------|
|                                                  | +0                                   | +1                                | +2                                | +3                                |                                                    |
| 000EC8 <sub>H</sub>                              | PPER08[R/W]<br>B,H,W<br>00000000     | PPER09[R/W]<br>B,H,W<br>00000000  | PPER10[R/W]<br>B,H,W<br>00000000  | PPER11[R/W]<br>B,H,W<br>00000000  | Port pull-up/down<br>enable register               |
| 000ECC <sub>H</sub>                              | PPER12[R/W]<br>B,H,W<br>00000000     | PPER13[R/W]<br>B,H,W<br>00-00000  | —                                 | —                                 | Port pull-up/down<br>enable register               |
| 000ED0 <sub>H</sub>                              | PPERA[R/W]<br>B,H,W<br>000000--      | PPERB[R/W]<br>B,H,W<br>000000--   | PPERC[R/W]<br>B,H,W<br>000000--   | PPERD[R/W]<br>B,H,W<br>000000--   |                                                    |
| 000ED4 <sub>H</sub>                              | PPERE[R/W]<br>B,H,W<br>000000--      | PPERF[R/W]<br>B,H,W<br>000000--   | PPERG[R/W]<br>B,H,W<br>00000000   | PPERH[R/W]<br>B,H,W<br>----0---   |                                                    |
| 000ED8 <sub>H</sub><br>to<br>000EDC <sub>H</sub> | —                                    | —                                 | —                                 | —                                 | Reserved                                           |
| 000EE0 <sub>H</sub>                              | PILR00[R/W]<br>B,H,W<br>11111111     | PILR01[R/W]<br>B,H,W<br>11111111  | PILR02[R/W]<br>B,H,W<br>11111111  | PILR03[R/W]<br>B,H,W<br>11111111  | Port input level<br>selection register             |
| 000EE4 <sub>H</sub>                              | PILR04[R/W]<br>B,H,W<br>11111111     | PILR05[R/W]<br>B,H,W<br>11111111  | PILR06[R/W]<br>B,H,W<br>11111111  | PILR07[R/W]<br>B,H,W<br>11111111  |                                                    |
| 000EE8 <sub>H</sub>                              | PILR08[R/W]<br>B,H,W<br>11111111     | PILR09[R/W]<br>B,H,W<br>11111111  | PILR10[R/W]<br>B,H,W<br>11111111  | PILR11[R/W]<br>B,H,W<br>11111111  |                                                    |
| 000EEC <sub>H</sub>                              | PILR12[R/W]<br>B,H,W<br>11111111     | PILR13[R/W]<br>B,H,W<br>11-11111  | —                                 | —                                 |                                                    |
| 000EF0 <sub>H</sub>                              | PILRA[R/W]<br>B,H,W<br>111111--      | PILRB[R/W]<br>B,H,W<br>111111--   | PILRC[R/W]<br>B,H,W<br>111111--   | PILRD[R/W]<br>B,H,W<br>111111--   |                                                    |
| 000EF4 <sub>H</sub>                              | PILRE[R/W]<br>B,H,W<br>111111--      | PILRF[R/W]<br>B,H,W<br>111111--   | PILRG[R/W]<br>B,H,W<br>11111111   | PILRH[R/W]<br>B,H,W<br>----1---   |                                                    |
| 000EF8 <sub>H</sub><br>to<br>000EFC <sub>H</sub> | —                                    | —                                 | —                                 | —                                 | Reserved                                           |
| 000F00 <sub>H</sub>                              | —                                    | —                                 | —                                 | —                                 | Extended Port input<br>level selection<br>register |
| 000F04 <sub>H</sub>                              | —                                    | —                                 | EPILR06[R/W]<br>B,H,W<br>00000000 | EPILR07[R/W]<br>B,H,W<br>00000000 |                                                    |
| 000F08 <sub>H</sub>                              | EPILR08[R/W]<br>B,H,W<br>00000000    | EPILR09[R/W]<br>B,H,W<br>00000000 | EPILR10[R/W]<br>B,H,W<br>00000000 | EPILR11[R/W]<br>B,H,W<br>00000000 |                                                    |
| 000F0C <sub>H</sub>                              | EPILR12[R/W]<br>B,H,W<br>00000000    | EPILR13[R/W]<br>B,H,W<br>00-00000 | —                                 | —                                 |                                                    |
| 000F10 <sub>H</sub>                              | —                                    | —                                 | —                                 | —                                 |                                                    |

# MB91590 Series

| Address                                          | Address offset value / Register name |                                   |                                   |                                   | Block                                        |
|--------------------------------------------------|--------------------------------------|-----------------------------------|-----------------------------------|-----------------------------------|----------------------------------------------|
|                                                  | +0                                   | +1                                | +2                                | +3                                |                                              |
| 000F14 <sub>H</sub>                              | —                                    | —                                 | —                                 | —                                 | Extended Port input level selection register |
| 000F18 <sub>H</sub><br>to<br>000F1C <sub>H</sub> | —                                    | —                                 | —                                 | —                                 | Reserved                                     |
| 000F20 <sub>H</sub>                              | —                                    | —                                 | —                                 | —                                 | Port output drive register                   |
| 000F24 <sub>H</sub>                              | —                                    | —                                 | PODR06[R/W]<br>B,H,W<br>00000000  | PODR07[R/W]<br>B,H,W<br>00000000  |                                              |
| 000F28 <sub>H</sub>                              | PODR08[R/W]<br>B,H,W<br>00000000     | PODR09[R/W]<br>B,H,W<br>00000000  | PODR10[R/W]<br>B,H,W<br>00000000  | PODR11[R/W]<br>B,H,W<br>00000000  |                                              |
| 000F2C <sub>H</sub>                              | PODR12[R/W]<br>B,H,W<br>00000000     | PODR13[R/W]<br>B,H,W<br>00-00000  | —                                 | —                                 |                                              |
| 000F30 <sub>H</sub>                              | —                                    | —                                 | —                                 | —                                 |                                              |
| 000F34 <sub>H</sub>                              | —                                    | —                                 | —                                 | —                                 |                                              |
| 000F38 <sub>H</sub>                              | EPODR06[R/W]<br>B,H,W<br>00000000    | EPODR07[R/W]<br>B,H,W<br>00000000 | EPODR08[R/W]<br>B,H,W<br>00000000 | —                                 | Extended Port output drive register          |
| 000F3C <sub>H</sub>                              | EPODRGD<br>[R/W]B,H,W<br>----1010    | EPODRGF<br>[R/W]B,H,W<br>--101010 | —                                 | —                                 |                                              |
| 000F40 <sub>H</sub>                              | PORTEN [R/W]<br>B,H,W<br>-----0      | —                                 | —                                 | —                                 | Port input enable register                   |
| 000F44 <sub>H</sub><br>to<br>000F4C <sub>H</sub> | —                                    | —                                 | —                                 | —                                 | Reserved                                     |
| 000F50 <sub>H</sub>                              | —                                    | GPLLCR[R/W]<br>B,H,W<br>0-----0   | PTIMCR[R/W]<br>B,H,W<br>----1111  | PEDIVCR[R/W]<br>B,H,W<br>-000-000 | GDC control register                         |
| 000F54 <sub>H</sub>                              | —                                    | PDIVCR[R/W]<br>B,H,W<br>-0000000  | SDIVCR0[R/W]<br>B,H,W<br>--000000 | SDIVCR1[R/W]<br>B,H,W<br>---00000 |                                              |
| 000F58 <sub>H</sub>                              | —                                    | SSSCR0[R/W]<br>B,H,W<br>----0000  | SSSCR1[R/W]<br>H,W<br>000-----    |                                   |                                              |
| 000F5C <sub>H</sub>                              | —                                    | PGRCR0[R/W]<br>B,H,W<br>00----00  | PGRCR1[R/W]<br>B,H,W<br>00000000  | PGRCR2[R/W]<br>B,H,W<br>00000000  |                                              |
| 000F60 <sub>H</sub>                              | —                                    | SGRCR0[R/W]<br>B,H,W<br>00----00  | SGRCR1[R/W]<br>B,H,W<br>00000000  | SGRCR2[R/W]<br>B,H,W<br>00000000  |                                              |

| Address                                          | Address offset value / Register name                       |                                     |                                        |                                       | Block                                               |
|--------------------------------------------------|------------------------------------------------------------|-------------------------------------|----------------------------------------|---------------------------------------|-----------------------------------------------------|
|                                                  | +0                                                         | +1                                  | +2                                     | +3                                    |                                                     |
| 000F64 <sub>H</sub>                              | —                                                          | GDCCR[R/W]<br>B,H,W<br>--000001     | GDCTRGR<br>[R/W]<br>B,H,W<br>0000--00  | GDCSWPR<br>[R/W]<br>B,H,W<br>---00101 | GDC control register                                |
| 000F68 <sub>H</sub><br>to<br>000F9C <sub>H</sub> | —                                                          | —                                   | —                                      | —                                     | Reserved                                            |
| 000FA0 <sub>H</sub>                              | CPCLR2 [R/W] W<br>11111111 11111111 11111111 11111111      |                                     |                                        |                                       | Dedicated LSYN<br>input capture<br>free-run timer 2 |
| 000FA4 <sub>H</sub>                              | TCDT2 [R/W] W<br>00000000 00000000 00000000 00000000       |                                     |                                        |                                       |                                                     |
| 000FA8 <sub>H</sub>                              | TCCSH2 [R/W]<br>B, H, W<br>0-----00                        | TCCSL2 [R/W]<br>B, H, W<br>-1-00000 | —                                      |                                       |                                                     |
| 000FAC <sub>H</sub>                              | CPCLR3 [R/W] W<br>11111111 11111111 11111111 11111111      |                                     |                                        |                                       | Dedicated LSYN<br>input capture<br>free-run timer 3 |
| 000FB0 <sub>H</sub>                              | TCDT3 [R/W] W<br>00000000 00000000 00000000 00000000       |                                     |                                        |                                       |                                                     |
| 000FB4 <sub>H</sub>                              | TCCSH3 [R/W]<br>B, H, W<br>0-----00                        | TCCSL3 [R/W]<br>B, H, W<br>-1-00000 | —                                      |                                       |                                                     |
| 000FB8 <sub>H</sub><br>to<br>000FCC <sub>H</sub> | —                                                          | —                                   | —                                      | —                                     | Reserved                                            |
| 000FD0 <sub>H</sub>                              | IPCP6 [R] W<br>XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX |                                     |                                        |                                       | Dedicated LSYN<br>input capture 6,7                 |
| 000FD4 <sub>H</sub>                              | IPCP7 [R] W<br>XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX |                                     |                                        |                                       |                                                     |
| 000FD8 <sub>H</sub>                              | ICFS67 [R/W]<br>B, H, W<br>-----00                         | —                                   | LSYNS1 [R/W]<br>B,H,W<br>-----00       | ICS67 [R/W]<br>B, H, W<br>00000000    |                                                     |
| 000FDC <sub>H</sub><br>to<br>000FFC <sub>H</sub> | —                                                          | —                                   | —                                      | —                                     | Reserved                                            |
| 001000 <sub>H</sub>                              | SACR [R/W]<br>B,H,W<br>-----0                              | PICD [R/W]<br>B,H,W<br>----0011     | —                                      | —                                     | Synchronous/asynchr<br>onous switching<br>control   |
| 001004 <sub>H</sub><br>to<br>00103C <sub>H</sub> | —                                                          | —                                   | —                                      | —                                     | Reserved                                            |
| 001040 <sub>H</sub>                              | —                                                          | SGDER0[R/W]<br>B,H,W<br>00000000    | SGCR0[R/W] B,H,W<br>-0000-0- 000--000  |                                       | Sound generator 0                                   |
| 001044 <sub>H</sub>                              | SGAR0[R/W] B,H,W<br>00000000 00000000                      |                                     | SGFR0[R/W]<br>B,H,W<br>00000000        | SGNR0[R/W]<br>B,H,W<br>00000000       |                                                     |
| 001048 <sub>H</sub>                              | SGTCR0[R/W]<br>B,H,W<br>00000000                           | SGIDR0[R/W]<br>B,H,W<br>00000000    | SGPCR0[R/W] B,H,W<br>00000000 11111111 |                                       |                                                     |

# MB91590 Series

| Address                                          | Address offset value / Register name                    |                                  |                                        |                                 | Block             |
|--------------------------------------------------|---------------------------------------------------------|----------------------------------|----------------------------------------|---------------------------------|-------------------|
|                                                  | +0                                                      | +1                               | +2                                     | +3                              |                   |
| 00104C <sub>H</sub>                              | SGDMAR0[W] B,H,W<br>00000000 00000000 00000000 00000000 |                                  |                                        |                                 | Sound generator 0 |
| 001050 <sub>H</sub><br>to<br>00105C <sub>H</sub> | —                                                       | —                                | —                                      | —                               | Reserved          |
| 001060 <sub>H</sub>                              | —                                                       | SGDER1[R/W]<br>B,H,W<br>00000000 | SGCR1[R/W] B,H,W<br>-0000-0- 000--000  |                                 | Sound generator 1 |
| 001064 <sub>H</sub>                              | SGAR1[R/W] B,H,W<br>00000000 00000000                   |                                  | SGFR1[R/W]<br>B,H,W<br>00000000        | SGNR1[R/W]<br>B,H,W<br>00000000 |                   |
| 001068 <sub>H</sub>                              | SGTCR1[R/W]<br>B,H,W<br>00000000                        | SGIDR1[R/W]<br>B,H,W<br>00000000 | SGPCR1[R/W] B,H,W<br>00000000 11111111 |                                 |                   |
| 00106C <sub>H</sub>                              | SGDMAR1[W] B,H,W<br>00000000 00000000 00000000 00000000 |                                  |                                        |                                 |                   |
| 001070 <sub>H</sub><br>to<br>00107C <sub>H</sub> | —                                                       | —                                | —                                      | —                               | Reserved          |
| 001080 <sub>H</sub>                              | —                                                       | SGDER2[R/W]<br>B,H,W<br>00000000 | SGCR2[R/W] B,H,W<br>-0000-0- 000--000  |                                 | Sound generator 2 |
| 001084 <sub>H</sub>                              | SGAR2[R/W] B,H,W<br>00000000 00000000                   |                                  | SGFR2[R/W]<br>B,H,W<br>00000000        | SGNR2[R/W]<br>B,H,W<br>00000000 |                   |
| 001088 <sub>H</sub>                              | SGTCR2[R/W]<br>B,H,W<br>00000000                        | SGIDR2[R/W]<br>B,H,W<br>00000000 | SGPCR2[R/W] B,H,W<br>00000000 11111111 |                                 |                   |
| 00108C <sub>H</sub>                              | SGDMAR2[W] B,H,W<br>00000000 00000000 00000000 00000000 |                                  |                                        |                                 |                   |
| 001090 <sub>H</sub><br>to<br>00109C <sub>H</sub> | —                                                       | —                                | —                                      | —                               | Reserved          |
| 0010A0 <sub>H</sub>                              | —                                                       | SGDER3[R/W]<br>B,H,W<br>00000000 | SGCR3[R/W] B,H,W<br>-0000-0- 000—000   |                                 | Sound generator 3 |
| 0010A4 <sub>H</sub>                              | SGAR3[R/W] B,H,W<br>00000000 00000000                   |                                  | SGFR3[R/W]<br>B,H,W<br>00000000        | SGNR3[R/W]<br>B,H,W<br>00000000 |                   |
| 0010A8 <sub>H</sub>                              | SGTCR3[R/W]<br>B,H,W<br>00000000                        | SGIDR3[R/W]<br>B,H,W<br>00000000 | SGPCR3[R/W] B,H,W<br>00000000 11111111 |                                 |                   |
| 0010AC <sub>H</sub>                              | SGDMAR3[W] B,H,W<br>00000000 00000000 00000000 00000000 |                                  |                                        |                                 |                   |
| 0010B0 <sub>H</sub><br>to<br>0010BC <sub>H</sub> | —                                                       | —                                | —                                      | —                               | Reserved          |

| Address                                          | Address offset value / Register name                    |                                  |                                              |                                  | Block                       |
|--------------------------------------------------|---------------------------------------------------------|----------------------------------|----------------------------------------------|----------------------------------|-----------------------------|
|                                                  | +0                                                      | +1                               | +2                                           | +3                               |                             |
| 0010C0 <sub>H</sub>                              | —                                                       | SGDER4[R/W]<br>B,H,W<br>00000000 | SGCR4[R/W] B,H,W<br>-0000-0- 000--000        |                                  | Sound generator 4           |
| 0010C4 <sub>H</sub>                              | SGAR4[R/W] B,H,W<br>00000000 00000000                   |                                  | SGFR4[R/W]<br>B,H,W<br>00000000              | SGNR4[R/W]<br>B,H,W<br>00000000  |                             |
| 0010C8 <sub>H</sub>                              | SGTCR4[R/W]<br>B,H,W<br>00000000                        | SGIDR4[R/W]<br>B,H,W<br>00000000 | SGPCR4[R/W] B,H,W<br>00000000 11111111       |                                  |                             |
| 0010CC <sub>H</sub>                              | SGDMAR4[W] B,H,W<br>00000000 00000000 00000000 00000000 |                                  |                                              |                                  |                             |
| 0010D0 <sub>H</sub><br>to<br>00112C <sub>H</sub> | —                                                       | —                                | —                                            | —                                | Reserved                    |
| 001130 <sub>H</sub>                              | —                                                       | —                                | —                                            | CRCCR[R/W]<br>B,H,W<br>-00000000 | CRC arithmetic<br>operation |
| 001134 <sub>H</sub>                              | CRCINIT[R/W] B,H,W<br>1111111 1111111 1111111 1111111   |                                  |                                              |                                  |                             |
| 001138 <sub>H</sub>                              | CRCIN[R/W] B,H,W<br>00000000 00000000 00000000 00000000 |                                  |                                              |                                  |                             |
| 00113C <sub>H</sub>                              | CRCR[R] B,H,W<br>1111111 1111111 1111111 1111111        |                                  |                                              |                                  |                             |
| 001140 <sub>H</sub><br>to<br>0013FC <sub>H</sub> | —                                                       | —                                | —                                            | —                                | Reserved                    |
| 001400 <sub>H</sub><br>to<br>001FFC <sub>H</sub> | —                                                       | —                                | —                                            | —                                | Reserved (3KB)              |
| 002000 <sub>H</sub>                              | CTRLR0 [R/W] B,H,W<br>----- 000-0001                    |                                  | STATR0[R/W] B,H,W<br>----- 00000000          |                                  | CAN0<br>(64msg)             |
| 002004 <sub>H</sub>                              | ERRCNT0<br>[R] B,H,W<br>00000000 00000000               |                                  | BTR0[R/W] B,H,W<br>-0100011 00000001         |                                  |                             |
| 002008 <sub>H</sub>                              | INTR0<br>[R] B,H,W<br>00000000 00000000                 |                                  | TESTR0[R/W] B,H,W<br>----- X00000--          |                                  |                             |
| 00200C <sub>H</sub>                              | BRPER0<br>[R/W] B,H,W<br>----- ----0000                 |                                  | —                                            |                                  |                             |
| 002010 <sub>H</sub>                              | IF1CREQ0<br>[R/W] B,H,W<br>0----- 00000001              |                                  | IF1CMSK0<br>[R/W] B,H,W<br>----- 00000000    |                                  |                             |
| 002014 <sub>H</sub>                              | IF1MSK20<br>[R/W] B,H,W<br>11-11111 11111111            |                                  | IF1MSK10<br>[R/W] B,H,W<br>11111111 11111111 |                                  |                             |
| 002018 <sub>H</sub>                              | IF1ARB20<br>[R/W] B,H,W<br>00000000 00000000            |                                  | IF1ARB10<br>[R/W] B,H,W<br>00000000 00000000 |                                  |                             |

# MB91590 Series

| Address                                          | Address offset value / Register name         |    |                                              |    | Block           |
|--------------------------------------------------|----------------------------------------------|----|----------------------------------------------|----|-----------------|
|                                                  | +0                                           | +1 | +2                                           | +3 |                 |
| 00201C <sub>H</sub>                              | IF1MCTR0<br>[R/W] B,H,W<br>00000000 0---0000 |    | —                                            |    | CAN0<br>(64msg) |
| 002020 <sub>H</sub>                              | IF1DTA10<br>[R/W] B,H,W<br>00000000 00000000 |    | IF1DTA20[R/W] B,H,W<br>00000000 00000000     |    |                 |
| 002024 <sub>H</sub>                              | IF1DTB10<br>[R/W] B,H,W<br>00000000 00000000 |    | IF1DTB20<br>[R/W] B,H,W<br>00000000 00000000 |    |                 |
| 002028 <sub>H</sub> ,<br>00202C <sub>H</sub>     | Reserved                                     |    |                                              |    |                 |
| 002030 <sub>H</sub> ,<br>002034 <sub>H</sub>     | Reserved (IF1 data mirror)                   |    |                                              |    |                 |
| 002038 <sub>H</sub> ,<br>00203C <sub>H</sub>     | Reserved                                     |    |                                              |    |                 |
| 002040 <sub>H</sub>                              | IF2CREQ0<br>[R/W] B,H,W<br>0----- 00000001   |    | IF2CMSK0<br>[R/W] B,H,W<br>----- 00000000    |    |                 |
| 002044 <sub>H</sub>                              | IF2MSK20<br>[R/W] B,H,W<br>11-11111 11111111 |    | IF2MSK10<br>[R/W] B,H,W<br>11111111 11111111 |    |                 |
| 002048 <sub>H</sub>                              | IF2ARB20<br>[R/W] B,H,W<br>00000000 00000000 |    | IF2ARB10<br>[R/W] B,H,W<br>00000000 00000000 |    |                 |
| 00204C <sub>H</sub>                              | IF2MCTR0<br>[R/W] B,H,W<br>00000000 0---0000 |    | —                                            |    |                 |
| 002050 <sub>H</sub>                              | IF2DTA10<br>[R/W] B,H,W<br>00000000 00000000 |    | IF2DTA20<br>[R/W] B,H,W<br>00000000 00000000 |    |                 |
| 002054 <sub>H</sub>                              | IF2DTB10<br>[R/W] B,H,W<br>00000000 00000000 |    | IF2DTB20<br>[R/W] B,H,W<br>00000000 00000000 |    |                 |
| 002058 <sub>H</sub> ,<br>00205C <sub>H</sub>     | Reserved                                     |    |                                              |    |                 |
| 002060 <sub>H</sub> ,<br>002064 <sub>H</sub>     | Reserved (IF2 data mirror)                   |    |                                              |    |                 |
| 002068 <sub>H</sub><br>to<br>00207C <sub>H</sub> | Reserved                                     |    |                                              |    |                 |
| 002080 <sub>H</sub>                              | TREQR20<br>[R] B,H,W<br>00000000 00000000    |    | TREQR10<br>[R] B,H,W<br>00000000 00000000    |    |                 |
| 002084 <sub>H</sub>                              | TREQR40<br>[R] B,H,W<br>00000000 00000000    |    | TREQR30<br>[R] B,H,W<br>00000000 00000000    |    |                 |
| 002088 <sub>H</sub>                              | —                                            |    | —                                            |    |                 |

| Address                                          | Address offset value / Register name       |    |                                            |    | Block           |
|--------------------------------------------------|--------------------------------------------|----|--------------------------------------------|----|-----------------|
|                                                  | +0                                         | +1 | +2                                         | +3 |                 |
| 00208 <sub>C<sub>H</sub></sub>                   | —                                          |    | —                                          |    | CAN0<br>(64msg) |
| 002090 <sub>H</sub>                              | NEWDT20<br>[R] B,H,W<br>00000000 00000000  |    | NEWDT10<br>[R] B,H,W<br>00000000 00000000  |    |                 |
| 002094 <sub>H</sub>                              | NEWDT40<br>[R] B,H,W<br>00000000 00000000  |    | NEWDT30<br>[R]B,H,W<br>00000000 00000000   |    |                 |
| 002098 <sub>H</sub>                              | —                                          |    | —                                          |    |                 |
| 00209C <sub>H</sub>                              | —                                          |    | —                                          |    |                 |
| 0020A0 <sub>H</sub>                              | INTPND20<br>[R] B,H,W<br>00000000 00000000 |    | INTPND10<br>[R] B,H,W<br>00000000 00000000 |    |                 |
| 0020A4 <sub>H</sub>                              | INTPND40<br>[R] B,H,W<br>00000000 00000000 |    | INTPND30<br>[R] B,H,W<br>00000000 00000000 |    |                 |
| 0020A8 <sub>H</sub>                              | —                                          |    | —                                          |    |                 |
| 0020AC <sub>H</sub>                              | —                                          |    | —                                          |    |                 |
| 0020B0 <sub>H</sub>                              | MSGVAL20<br>[R] B,H,W<br>00000000 00000000 |    | MSGVAL10<br>[R] B,H,W<br>00000000 00000000 |    |                 |
| 0020B4 <sub>H</sub>                              | MSGVAL40<br>[R] B,H,W<br>00000000 00000000 |    | MSGVAL30<br>[R] B,H,W<br>00000000 00000000 |    |                 |
| 0020B8 <sub>H</sub>                              | —                                          |    | —                                          |    |                 |
| 0020BC <sub>H</sub>                              | —                                          |    | —                                          |    |                 |
| 0020C0 <sub>H</sub><br>to<br>0020FC <sub>H</sub> | Reserved                                   |    |                                            |    |                 |
| 002100 <sub>H</sub>                              | CTRLR1<br>[R/W] B,H,W<br>----- 000-0001    |    | STATR1[R/W] B,H,W<br>----- 00000000        |    | CAN1<br>(32msg) |
| 002104 <sub>H</sub>                              | ERRCNT1<br>[R] B,H,W<br>00000000 00000000  |    | BTR1[R/W] B,H,W<br>-0100011 00000001       |    |                 |
| 002108 <sub>H</sub>                              | INTR1<br>[R] B,H,W<br>00000000 00000000    |    | TESTR1[R/W] B,H,W<br>----- X00000--        |    |                 |
| 00210C <sub>H</sub>                              | BRPER1<br>[R/W] B,H,W<br>----- ----0000    |    | —                                          |    |                 |
| 002110 <sub>H</sub>                              | IF1CREQ1<br>[R/W] B,H,W<br>0----- 00000001 |    | IF1CMSK1<br>[R/W] B,H,W<br>----- 00000000  |    |                 |

# MB91590 Series

| Address                                          | Address offset value / Register name         |    |                                              |    | Block           |
|--------------------------------------------------|----------------------------------------------|----|----------------------------------------------|----|-----------------|
|                                                  | +0                                           | +1 | +2                                           | +3 |                 |
| 002114 <sub>H</sub>                              | IF1MSK21<br>[R/W] B,H,W<br>11-1111 11111111  |    | IF1MSK11<br>[R/W] B,H,W<br>11111111 11111111 |    | CAN1<br>(32msg) |
| 002118 <sub>H</sub>                              | IF1ARB21<br>[R/W] B,H,W<br>00000000 00000000 |    | IF1ARB11<br>[R/W] B,H,W<br>00000000 00000000 |    |                 |
| 00211C <sub>H</sub>                              | IF1MCTR1<br>[R/W] B,H,W<br>00000000 0---0000 |    | —                                            |    |                 |
| 002120 <sub>H</sub>                              | IF1DTA11<br>[R/W] B,H,W<br>00000000 00000000 |    | IF1DTA21<br>[R/W] B,H,W<br>00000000 00000000 |    |                 |
| 002124 <sub>H</sub>                              | IF1DTB11<br>[R/W] B,H,W<br>00000000 00000000 |    | IF1DTB21<br>[R/W] B,H,W<br>00000000 00000000 |    |                 |
| 002128 <sub>H</sub> ,<br>00212C <sub>H</sub>     | Reserved                                     |    |                                              |    |                 |
| 002130 <sub>H</sub> ,<br>002134 <sub>H</sub>     | Reserved (IF1 data mirror)                   |    |                                              |    |                 |
| 002138 <sub>H</sub> ,<br>00213C <sub>H</sub>     | Reserved                                     |    |                                              |    |                 |
| 002140 <sub>H</sub>                              | IF2CREQ1<br>[R/W] B,H,W<br>0----- 00000001   |    | IF2CMSK1<br>[R/W] B,H,W<br>----- 00000000    |    |                 |
| 002144 <sub>H</sub>                              | IF2MSK21<br>[R/W] B,H,W<br>11-1111 11111111  |    | IF2MSK11<br>[R/W] B,H,W<br>11111111 11111111 |    |                 |
| 002148 <sub>H</sub>                              | IF2ARB21<br>[R/W] B,H,W<br>00000000 00000000 |    | IF2ARB11<br>[R/W] B,H,W<br>00000000 00000000 |    |                 |
| 00214C <sub>H</sub>                              | IF2MCTR1<br>[R/W] B,H,W<br>00000000 0---0000 |    | —                                            |    |                 |
| 002150 <sub>H</sub>                              | IF2DTA11<br>[R/W] B,H,W<br>00000000 00000000 |    | IF2DTA21<br>[R/W] B,H,W<br>00000000 00000000 |    |                 |
| 002154 <sub>H</sub>                              | IF2DTB11<br>[R/W] B,H,W<br>00000000 00000000 |    | IF2DTB21<br>[R/W] B,H,W<br>00000000 00000000 |    |                 |
| 002158 <sub>H</sub> ,<br>00215C <sub>H</sub>     | Reserved                                     |    |                                              |    |                 |
| 002160 <sub>H</sub> ,<br>002164 <sub>H</sub>     | Reserved (IF2 data mirror)                   |    |                                              |    |                 |
| 002168 <sub>H</sub><br>to<br>00217C <sub>H</sub> | Reserved                                     |    |                                              |    |                 |
| 002180 <sub>H</sub>                              | TREQR21<br>[R] B,H,W<br>00000000 00000000    |    | TREQR11<br>[R] B,H,W<br>00000000 00000000    |    |                 |

# MB91590 Series

| Address                                          | Address offset value / Register name       |    |                                            |    | Block           |
|--------------------------------------------------|--------------------------------------------|----|--------------------------------------------|----|-----------------|
|                                                  | +0                                         | +1 | +2                                         | +3 |                 |
| 002184 <sub>H</sub>                              | —                                          |    | —                                          |    | CAN1<br>(32msg) |
| 002188 <sub>H</sub>                              | —                                          |    | —                                          |    |                 |
| 00218C <sub>H</sub>                              | —                                          |    | —                                          |    |                 |
| 002190 <sub>H</sub>                              | NEWDT21<br>[R] B,H,W<br>00000000 00000000  |    | NEWDT11<br>[R] B,H,W<br>00000000 00000000  |    |                 |
| 002194 <sub>H</sub>                              | —                                          |    | —                                          |    |                 |
| 002198 <sub>H</sub>                              | —                                          |    | —                                          |    |                 |
| 00219C <sub>H</sub>                              | —                                          |    | —                                          |    |                 |
| 0021A0 <sub>H</sub>                              | INTPND21<br>[R] B,H,W<br>00000000 00000000 |    | INTPND11<br>[R] B,H,W<br>00000000 00000000 |    |                 |
| 0021A4 <sub>H</sub>                              | —                                          |    | —                                          |    |                 |
| 0021A8 <sub>H</sub>                              | —                                          |    | —                                          |    |                 |
| 0021AC <sub>H</sub>                              | —                                          |    | —                                          |    |                 |
| 0021B0 <sub>H</sub>                              | MSGVAL21<br>[R] B,H,W<br>00000000 00000000 |    | MSGVAL11<br>[R] B,H,W<br>00000000 00000000 |    |                 |
| 0021B4 <sub>H</sub>                              | —                                          |    | —                                          |    |                 |
| 0021B8 <sub>H</sub>                              | —                                          |    | —                                          |    |                 |
| 0021BC <sub>H</sub>                              | —                                          |    | —                                          |    |                 |
| 0021C0 <sub>H</sub><br>to<br>0021FC <sub>H</sub> | Reserved                                   |    |                                            |    |                 |
| 002200 <sub>H</sub>                              | CTRLR2<br>[R/W] B,H,W<br>----- 000-0001    |    | STATR2[R/W] B,H,W<br>----- 00000000        |    | CAN2<br>(32msg) |
| 002204 <sub>H</sub>                              | ERRCNT2[R] B,H,W<br>00000000 00000000      |    | BTR2[R/W] B,H,W<br>-0100011 00000001       |    |                 |
| 002208 <sub>H</sub>                              | INTR2[R] B,H,W<br>00000000 00000000        |    | TESTR2[R/W] B,H,W<br>----- X00000--        |    |                 |
| 00220C <sub>H</sub>                              | BRPER2<br>[R/W] B,H,W<br>----- ----0000    |    | —                                          |    |                 |
| 002210 <sub>H</sub>                              | IF1CREQ2[R/W] B,H,W<br>0----- 00000001     |    | IF1CMSK2[R/W] B,H,W<br>----- 00000000      |    |                 |

# MB91590 Series

| Address                                          | Address offset value / Register name         |    |                                              |    | Block           |
|--------------------------------------------------|----------------------------------------------|----|----------------------------------------------|----|-----------------|
|                                                  | +0                                           | +1 | +2                                           | +3 |                 |
| 002214 <sub>H</sub>                              | IF1MSK22<br>[R/W] B,H,W<br>11-11111 11111111 |    | IF1MSK12<br>[R/W] B,H,W<br>11111111 11111111 |    | CAN2<br>(32msg) |
| 002218 <sub>H</sub>                              | IF1ARB22<br>[R/W] B,H,W<br>00000000 00000000 |    | IF1ARB12<br>[R/W] B,H,W<br>00000000 00000000 |    |                 |
| 00221C <sub>H</sub>                              | IF1MCTR2[R/W] B,H,W<br>00000000 0---0000     |    | —                                            |    |                 |
| 002220 <sub>H</sub>                              | IF1DTA12<br>[R/W] B,H,W<br>00000000 00000000 |    | IF1DTA22<br>[R/W] B,H,W<br>00000000 00000000 |    |                 |
| 002224 <sub>H</sub>                              | IF1DTB12<br>[R/W] B,H,W<br>00000000 00000000 |    | IF1DTB22<br>[R/W] B,H,W<br>00000000 00000000 |    |                 |
| 002228 <sub>H</sub> ,<br>00222C <sub>H</sub>     | Reserved                                     |    |                                              |    |                 |
| 002230 <sub>H</sub> ,<br>002234 <sub>H</sub>     | Reserved (IF1 data mirror)                   |    |                                              |    |                 |
| 002238 <sub>H</sub> ,<br>00223C <sub>H</sub>     | Reserved                                     |    |                                              |    |                 |
| 002240 <sub>H</sub>                              | IF2CREQ2[R/W] B,H,W<br>0----- 00000001       |    | IF2CMSK2[R/W] B,H,W<br>----- 00000000        |    |                 |
| 002244 <sub>H</sub>                              | IF2MSK22<br>[R/W] B,H,W<br>11-11111 11111111 |    | IF2MSK12[R/W] B,H,W<br>11111111 11111111     |    |                 |
| 002248 <sub>H</sub>                              | IF2ARB22[R/W] B,H,W<br>00000000 00000000     |    | IF2ARB12[R/W] B,H,W<br>00000000 00000000     |    |                 |
| 00224C <sub>H</sub>                              | IF2MCTR2[R/W] B,H,W<br>00000000 0---0000     |    | —                                            |    |                 |
| 002250 <sub>H</sub>                              | IF2DTA12[R/W] B,H,W<br>00000000 00000000     |    | IF2DTA22[R/W] B,H,W<br>00000000 00000000     |    |                 |
| 002254 <sub>H</sub>                              | IF2DTB12[R/W] B,H,W<br>00000000 00000000     |    | IF2DTB22[R/W] B,H,W<br>00000000 00000000     |    |                 |
| 002258 <sub>H</sub> ,<br>00225C <sub>H</sub>     | Reserved                                     |    |                                              |    |                 |
| 002260 <sub>H</sub> ,<br>002264 <sub>H</sub>     | Reserved (IF2 data mirror)                   |    |                                              |    |                 |
| 002268 <sub>H</sub><br>to<br>00227C <sub>H</sub> | Reserved                                     |    |                                              |    |                 |
| 002280 <sub>H</sub>                              | TREQR22[R] B,H,W<br>00000000 00000000        |    | TREQR12[R] B,H,W<br>00000000 00000000        |    |                 |
| 002284 <sub>H</sub>                              | —                                            |    | —                                            |    |                 |
| 002288 <sub>H</sub>                              | —                                            |    | —                                            |    |                 |
| 00228C <sub>H</sub>                              | —                                            |    | —                                            |    |                 |

# MB91590 Series

| Address                                          | Address offset value / Register name   |                                               |                                        |                                  | Block                           |
|--------------------------------------------------|----------------------------------------|-----------------------------------------------|----------------------------------------|----------------------------------|---------------------------------|
|                                                  | +0                                     | +1                                            | +2                                     | +3                               |                                 |
| 002290 <sub>H</sub>                              | NEWDT22[R] B,H,W<br>00000000 00000000  |                                               | NEWDT12[R] B,H,W<br>00000000 00000000  |                                  | CAN2<br>(32msg)                 |
| 002294 <sub>H</sub>                              | —                                      |                                               | —                                      |                                  |                                 |
| 002298 <sub>H</sub>                              | —                                      |                                               | —                                      |                                  |                                 |
| 00229C <sub>H</sub>                              | —                                      |                                               | —                                      |                                  |                                 |
| 0022A0 <sub>H</sub>                              | INTPND22[R] B,H,W<br>00000000 00000000 |                                               | INTPND12[R] B,H,W<br>00000000 00000000 |                                  |                                 |
| 0022A4 <sub>H</sub>                              | —                                      |                                               | —                                      |                                  |                                 |
| 0022A8 <sub>H</sub>                              | —                                      |                                               | —                                      |                                  |                                 |
| 0022AC <sub>H</sub>                              | —                                      |                                               | —                                      |                                  |                                 |
| 0022B0 <sub>H</sub>                              | MSGVAL22[R] B,H,W<br>00000000 00000000 |                                               | MSGVAL12[R] B,H,W<br>00000000 00000000 |                                  |                                 |
| 0022B4 <sub>H</sub>                              | —                                      |                                               | —                                      |                                  |                                 |
| 0022B8 <sub>H</sub>                              | —                                      |                                               | —                                      |                                  |                                 |
| 0022BC <sub>H</sub>                              | —                                      |                                               | —                                      |                                  |                                 |
| 0022C0 <sub>H</sub><br>to<br>0022FC <sub>H</sub> | —                                      | —                                             | —                                      | —                                | Reserved                        |
| 002300 <sub>H</sub>                              | DFCTLR[R/W]B,H,W<br>-0-----            |                                               | —                                      | DFSTR<br>[R/W] B,H,W<br>-----001 | WorkFlash                       |
| 002304 <sub>H</sub>                              | —                                      | —                                             | —                                      | —                                |                                 |
| 002308 <sub>H</sub>                              | FLIFCTLR<br>[R/W] B,H,W<br>---0--00    | —                                             | FLIFFER1<br>[R/W] B,H,W<br>-----       | FLIFFER2<br>[R/W] B,H,W<br>----- |                                 |
| 00230C <sub>H</sub><br>to<br>0023FC <sub>H</sub> | —                                      | —                                             | —                                      | —                                | Reserved                        |
| 002400 <sub>H</sub>                              | SEEARX[R] B,H,W<br>--000000 00000000   |                                               | DEEARX[R] B,H,W<br>--000000 00000000   |                                  | XBS RAM<br>ECC control register |
| 002404 <sub>H</sub>                              | EECSRX<br>[R/W] B,H,W<br>----0000      | —                                             | EFEARX[R/W] B,H,W<br>--000000 00000000 |                                  |                                 |
| 002408 <sub>H</sub>                              | —                                      | EFECRX[R/W] B,H,W<br>-----0 00000000 00000000 |                                        |                                  |                                 |
| 00240C <sub>H</sub><br>to<br>002FFC <sub>H</sub> | —                                      | —                                             | —                                      | —                                | Reserved                        |

# MB91590 Series

| Address                                          | Address offset value / Register name                    |                                               |                                        |    | Block                              |
|--------------------------------------------------|---------------------------------------------------------|-----------------------------------------------|----------------------------------------|----|------------------------------------|
|                                                  | +0                                                      | +1                                            | +2                                     | +3 |                                    |
| 003000 <sub>H</sub>                              | SEEARA[R] B,H,W<br>-----000 00000000                    |                                               | DEEARA[R] B,H,W<br>-----000 00000000   |    | Backup RAM<br>ECC control register |
| 003004 <sub>H</sub>                              | EECSRA<br>[R/W] B,H,W<br>----0000                       | —                                             | EFEARA[R/W] B,H,W<br>-----000 00000000 |    |                                    |
| 003008 <sub>H</sub>                              | —                                                       | EFECRA[R/W] B,H,W<br>-----0 00000000 00000000 |                                        |    |                                    |
| 00300C <sub>H</sub><br>to<br>003FFC <sub>H</sub> | —                                                       | —                                             | —                                      | —  | Reserved                           |
| 004000 <sub>H</sub><br>to<br>005FFC <sub>H</sub> | Backup RAM                                              |                                               |                                        |    | Backup RAM area                    |
| 006000 <sub>H</sub><br>to<br>00EFFC <sub>H</sub> | —                                                       | —                                             | —                                      | —  | Reserved                           |
| 00F000 <sub>H</sub><br>to<br>00FEFC <sub>H</sub> | —                                                       | —                                             | —                                      | —  | Reserved [S]                       |
| 00FF00 <sub>H</sub>                              | DSUCR [R/W] B,H,W<br>-----0                             |                                               | —                                      | —  | OCDU [S]                           |
| 00FF04 <sub>H</sub><br>to<br>00FF0C <sub>H</sub> | —                                                       | —                                             | —                                      | —  | Reserved [S]                       |
| 00FF10 <sub>H</sub>                              | PCSR [R/W] B,H,W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |                                               |                                        |    | OCDU [S]                           |
| 00FF14 <sub>H</sub>                              | PSSR [R/W] B,H,W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX |                                               |                                        |    |                                    |
| 00FF18 <sub>H</sub><br>to<br>00FFF4 <sub>H</sub> | —                                                       | —                                             | —                                      | —  | Reserved [S]                       |
| 00FFF8 <sub>H</sub>                              | EDIR1 [R] B,H,W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX  |                                               |                                        |    | OCDU [S]                           |
| 00FFFC <sub>H</sub>                              | EDIR0 [R] B,H,W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX  |                                               |                                        |    |                                    |

[S]: It is a system register. The illegal instruction exception (data access error) is generated in these registers in the user mode when reading and writing to it.

## ■ INTERRUPT VECTOR TABLE

This list shows the assignments of interrupt factors and interrupt vectors/interrupt control registers.

### ● Interrupt vector

| Interrupt factor                                                                                           | Interrupt number |             | Interrupt level               | Offset           | Default address for TBR | RN <sup>*1</sup> |
|------------------------------------------------------------------------------------------------------------|------------------|-------------|-------------------------------|------------------|-------------------------|------------------|
|                                                                                                            | Decimal          | Hexadecimal |                               |                  |                         |                  |
| Reset                                                                                                      | 0                | 00          | -                             | 3FC <sub>H</sub> | 000FFFC <sub>H</sub>    | -                |
| System reserved                                                                                            | 1                | 01          | -                             | 3F8 <sub>H</sub> | 000FFF8 <sub>H</sub>    | -                |
| System reserved                                                                                            | 2                | 02          | -                             | 3F4 <sub>H</sub> | 000FFF4 <sub>H</sub>    | -                |
| System reserved                                                                                            | 3                | 03          | -                             | 3F0 <sub>H</sub> | 000FFF0 <sub>H</sub>    | -                |
| System reserved                                                                                            | 4                | 04          | -                             | 3EC <sub>H</sub> | 000FFFE <sub>C</sub>    | -                |
| FPU exception                                                                                              | 5                | 05          | -                             | 3E8 <sub>H</sub> | 000FFFE8 <sub>H</sub>   | -                |
| Exception of instruction access protection violation                                                       | 6                | 06          | -                             | 3E4 <sub>H</sub> | 000FFFE4 <sub>H</sub>   | -                |
| Exception of data access protection violation                                                              | 7                | 07          | -                             | 3E0 <sub>H</sub> | 000FFFE0 <sub>H</sub>   | -                |
| Data access error interrupt                                                                                | 8                | 08          | -                             | 3DC <sub>H</sub> | 000FFFD <sub>C</sub>    | -                |
| INTE instruction                                                                                           | 9                | 09          | -                             | 3D8 <sub>H</sub> | 000FFFD8 <sub>H</sub>   | -                |
| Instruction break                                                                                          | 10               | 0A          | -                             | 3D4 <sub>H</sub> | 000FFFD4 <sub>H</sub>   | -                |
| System Reserved                                                                                            | 11               | 0B          | -                             | 3D0 <sub>H</sub> | 000FFFD0 <sub>H</sub>   | -                |
| System Reserved                                                                                            | 12               | 0C          | -                             | 3CC <sub>H</sub> | 000FFFC <sub>C</sub>    | -                |
| System Reserved                                                                                            | 13               | 0D          | -                             | 3C8 <sub>H</sub> | 000FFFC8 <sub>H</sub>   | -                |
| Exception of invalid instruction                                                                           | 14               | 0E          | -                             | 3C4 <sub>H</sub> | 000FFFC4 <sub>H</sub>   | -                |
| NMI request/<br>XBS RAM double-bit error generation/<br>Backup RAM double-bit error generation             | 15               | 0F          | 15 (F <sub>H</sub> )<br>Fixed | 3C0 <sub>H</sub> | 000FFFC0 <sub>H</sub>   | -                |
| External interrupt 0-7                                                                                     | 16               | 10          | ICR00                         | 3BC <sub>H</sub> | 000FFFB <sub>C</sub>    | 0                |
| External interrupt 8-15                                                                                    | 17               | 11          | ICR01                         | 3B8 <sub>H</sub> | 000FFFB8 <sub>H</sub>   | 1                |
| Reload timer 0/1                                                                                           | 18               | 12          | ICR02                         | 3B4 <sub>H</sub> | 000FFFB4 <sub>H</sub>   | 2                |
| Reload timer 2/3                                                                                           | 19               | 13          | ICR03                         | 3B0 <sub>H</sub> | 000FFFB0 <sub>H</sub>   | 3                |
| Multi-function serial interface ch.0(reception completed)/<br>Multi-function serial interface ch.0(status) | 20               | 14          | ICR04                         | 3AC <sub>H</sub> | 000FFFA <sub>C</sub>    | 4 * <sup>2</sup> |
| Multi-function serial interface ch.0(transmission completed)                                               | 21               | 15          | ICR05                         | 3A8 <sub>H</sub> | 000FFFA8 <sub>H</sub>   | 5                |
| Multi-function serial interface ch.1(reception completed)/<br>Multi-function serial interface ch.1(status) | 22               | 16          | ICR06                         | 3A4 <sub>H</sub> | 000FFFA4 <sub>H</sub>   | 6 * <sup>2</sup> |
| Multi-function serial interface ch.1(transmission completed)                                               | 23               | 17          | ICR07                         | 3A0 <sub>H</sub> | 000FFFA0 <sub>H</sub>   | 7                |
| LIN-UART2(reception completed)                                                                             | 24               | 18          | ICR08                         | 39C <sub>H</sub> | 000FFF9 <sub>C</sub>    | 8                |

# MB91590 Series

| Interrupt factor                                                | Interrupt number |             | Interrupt level | Offset           | Default address for TBR | RN*1             |
|-----------------------------------------------------------------|------------------|-------------|-----------------|------------------|-------------------------|------------------|
|                                                                 | Decimal          | Hexadecimal |                 |                  |                         |                  |
| LIN-UART2(transmission completed)                               | 25               | 19          | ICR09           | 398 <sub>H</sub> | 000FFF98 <sub>H</sub>   | 9                |
| LIN-UART3(reception completed)                                  | 26               | 1A          | ICR10           | 394 <sub>H</sub> | 000FFF94 <sub>H</sub>   | 10               |
| LIN-UART3(transmission completed)                               | 27               | 1B          | ICR11           | 390 <sub>H</sub> | 000FFF90 <sub>H</sub>   | 11               |
| LIN-UART4(reception completed)                                  | 28               | 1C          | ICR12           | 38C <sub>H</sub> | 000FFF8C <sub>H</sub>   | 12               |
| LIN-UART4(transmission completed)                               | 29               | 1D          | ICR13           | 388 <sub>H</sub> | 000FFF88 <sub>H</sub>   | 13               |
| LIN-UART5(reception completed)                                  | 30               | 1E          | ICR14           | 384 <sub>H</sub> | 000FFF84 <sub>H</sub>   | 14               |
| LIN-UART5(transmission completed)                               | 31               | 1F          | ICR15           | 380 <sub>H</sub> | 000FFF80 <sub>H</sub>   | 15               |
| LIN-UART6(reception completed)                                  | 32               | 20          | ICR16           | 37C <sub>H</sub> | 000FFF7C <sub>H</sub>   | 16               |
| LIN-UART6(transmission completed)                               | 33               | 21          | ICR17           | 378 <sub>H</sub> | 000FFF78 <sub>H</sub>   | 17               |
| CAN0                                                            | 34               | 22          | ICR18           | 374 <sub>H</sub> | 000FFF74 <sub>H</sub>   | -                |
| CAN1                                                            | 35               | 23          | ICR19           | 370 <sub>H</sub> | 000FFF70 <sub>H</sub>   | -                |
| CAN2                                                            | 36               | 24          | ICR20           | 36C <sub>H</sub> | 000FFF6C <sub>H</sub>   | -                |
| Real time clock                                                 | 37               | 25          | ICR21           | 368 <sub>H</sub> | 000FFF68 <sub>H</sub>   | -                |
| Sound generator 0 /<br>LIN-UART7(reception completed)           | 38               | 26          | ICR22           | 364 <sub>H</sub> | 000FFF64 <sub>H</sub>   | 22               |
| Sound generator 1 /<br>LIN-UART7(transmission completed)        | 39               | 27          | ICR23           | 360 <sub>H</sub> | 000FFF60 <sub>H</sub>   | 23               |
| PPG0/1/10/11/20/21                                              | 40               | 28          | ICR24           | 35C <sub>H</sub> | 000FFF5C <sub>H</sub>   | 24               |
| PPG2/3/12/13/22/23                                              | 41               | 29          | ICR25           | 358 <sub>H</sub> | 000FFF58 <sub>H</sub>   | 25               |
| PPG4/5/14/15                                                    | 42               | 2A          | ICR26           | 354 <sub>H</sub> | 000FFF54 <sub>H</sub>   | 26               |
| PPG6/7/16/17                                                    | 43               | 2B          | ICR27           | 350 <sub>H</sub> | 000FFF50 <sub>H</sub>   | 27               |
| PPG8/9/18/19                                                    | 44               | 2C          | ICR28           | 34C <sub>H</sub> | 000FFF4C <sub>H</sub>   | 28               |
| GDC / GDC_ALM                                                   | 45               | 2D          | ICR29           | 348 <sub>H</sub> | 000FFF48 <sub>H</sub>   | 29               |
| Main timer/Sub timer/PLL timer                                  | 46               | 2E          | ICR30           | 344 <sub>H</sub> | 000FFF44 <sub>H</sub>   | 30               |
| Clock calibration unit<br>(Sub oscillation) / Sound generator 4 | 47               | 2F          | ICR31           | 340 <sub>H</sub> | 000FFF40 <sub>H</sub>   | 31* <sup>3</sup> |
| A/D converter                                                   | 48               | 30          | ICR32           | 33C <sub>H</sub> | 000FFF3C <sub>H</sub>   | 32               |
| Clock calibration Unit<br>( CR oscillation)                     | 49               | 31          | ICR33           | 338 <sub>H</sub> | 000FFF38 <sub>H</sub>   | 33* <sup>3</sup> |
| Free-run timer 0/2                                              | 50               | 32          | ICR34           | 334 <sub>H</sub> | 000FFF34 <sub>H</sub>   | -                |
| Free-run timer 1/3                                              | 51               | 33          | ICR35           | 330 <sub>H</sub> | 000FFF30 <sub>H</sub>   | -                |
| ICU0/6(fetching)                                                | 52               | 34          | ICR36           | 32C <sub>H</sub> | 000FFF2C <sub>H</sub>   | 36               |
| ICU1/7(fetching)                                                | 53               | 35          | ICR37           | 328 <sub>H</sub> | 000FFF28 <sub>H</sub>   | 37               |
| ICU2(fetching)                                                  | 54               | 36          | ICR38           | 324 <sub>H</sub> | 000FFF24 <sub>H</sub>   | 38               |
| ICU3(fetching)                                                  | 55               | 37          | ICR39           | 320 <sub>H</sub> | 000FFF20 <sub>H</sub>   | 39               |
| ICU4(fetching)                                                  | 56               | 38          | ICR40           | 31C <sub>H</sub> | 000FFF1C <sub>H</sub>   | 40               |
| ICU5(fetching)                                                  | 57               | 39          | ICR41           | 318 <sub>H</sub> | 000FFF18 <sub>H</sub>   | 41               |
| OCU0/1(match)                                                   | 58               | 3A          | ICR42           | 314 <sub>H</sub> | 000FFF14 <sub>H</sub>   | 42               |
| OCU2/3(match)                                                   | 59               | 3B          | ICR43           | 310 <sub>H</sub> | 000FFF10 <sub>H</sub>   | 43               |
| Base timer 0 IRQ0 /<br>Base timer 0 IRQ1 /<br>Sound generator 2 | 60               | 3C          | ICR44           | 30C <sub>H</sub> | 000FFF0C <sub>H</sub>   | 44               |

| Interrupt factor                                                                                                                                               | Interrupt number |             | Interrupt level | Offset           | Default address for TBR | RN <sup>*1</sup> |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|-------------|-----------------|------------------|-------------------------|------------------|
|                                                                                                                                                                | Decimal          | Hexadecimal |                 |                  |                         |                  |
| Base timer 1 IRQ0 /<br>Base timer 1 IRQ1/<br>Sound generator <sup>3</sup> /<br>XBS RAM single bit error generation /<br>Backup RAM single bit error generation | 61               | 3D          | ICR45           | 308 <sub>H</sub> | 000FFF08 <sub>H</sub>   | 45 <sup>*4</sup> |
| DMAC0/1/2/3/4/5/6/7/8/9/10/11/12/13/14/15                                                                                                                      | 62               | 3E          | ICR46           | 304 <sub>H</sub> | 000FFF04 <sub>H</sub>   | -                |
| Delay interrupt                                                                                                                                                | 63               | 3F          | ICR47           | 300 <sub>H</sub> | 000FFF00 <sub>H</sub>   | -                |
| System Reserved<br>(Used for REALOS <sup>TM</sup> * <sup>5</sup> .)                                                                                            | 64               | 40          | -               | 2FC <sub>H</sub> | 000FFEFC <sub>H</sub>   | -                |
| System Reserved<br>(Used for REALOS.)                                                                                                                          | 65               | 41          | -               | 2F8 <sub>H</sub> | 000FFE8 <sub>H</sub>    | -                |
| Used with the INT instruction.                                                                                                                                 | 66               | 42          | -               | 2F4 <sub>H</sub> | 000FEF4 <sub>H</sub>    | -                |
|                                                                                                                                                                | 255              | FF          |                 | 000 <sub>H</sub> | 000FFC00 <sub>H</sub>   |                  |

\*1: Does not support a DMA transfer request caused by an interrupt generated from a peripheral to which no RN (Resource Number) is assigned.

\*2: The status of the multi function serial interface does not support a DMA transfer request caused by I<sup>2</sup>C reception.

\*3: The clock calibration unit does not support a DMA transfer caused by an interrupt.

\*4: No support for a DMA transfer caused by an interrupt because of the RAM ECC bit error.

\*5: REALOS is a trademark of Fujitsu Semiconductor Limited, Japan.

# MB91590 Series

## ■ ELECTRICAL CHARACTERISTICS

### 1. Absolute Maximum Ratings

| Parameter                           | Symbol               | Rating               |                       | Unit | Remarks                                      |
|-------------------------------------|----------------------|----------------------|-----------------------|------|----------------------------------------------|
|                                     |                      | Min                  | Max                   |      |                                              |
| Power supply voltage*1,*2           | V <sub>CC5</sub>     | V <sub>SS</sub> -0.3 | V <sub>SS</sub> +6.0  | V    |                                              |
|                                     | V <sub>CC3</sub>     | V <sub>SS</sub> -0.3 | V <sub>SS</sub> +4.0  | V    | V <sub>CC3</sub> ≤ V <sub>CC5</sub>          |
|                                     | DV <sub>CC</sub>     | V <sub>SS</sub> -0.3 | V <sub>SS</sub> +6.0  | V    | DV <sub>CC</sub> ≤ V <sub>CC5</sub>          |
| Analog power supply voltage*1,*2    | AV <sub>CC5</sub>    | V <sub>SS</sub> -0.3 | V <sub>SS</sub> +6.0  | V    | AVRH5 ≤ AV <sub>CC5</sub> ≤ V <sub>CC5</sub> |
|                                     | AV <sub>CC3</sub>    | V <sub>SS</sub> -0.3 | V <sub>SS</sub> +4.0  | V    | AVR3 ≤ AV <sub>CC3</sub> ≤ V <sub>CC3</sub>  |
| Analog reference voltage*1          | AVRH5                | V <sub>SS</sub> -0.3 | V <sub>SS</sub> +6.0  | V    | AVRH5 ≤ AV <sub>CC5</sub>                    |
|                                     | AVR3                 | V <sub>SS</sub> -0.3 | V <sub>SS</sub> +4.0  | V    | AVR3 ≤ AV <sub>CC3</sub>                     |
| Input voltage*1                     | V <sub>I1</sub>      | V <sub>SS</sub> -0.3 | V <sub>CC5</sub> +0.3 | V    | 5V pins other than SMC multiplied pins       |
|                                     | V <sub>I2</sub>      | V <sub>SS</sub> -0.3 | V <sub>CC3</sub> +0.3 | V    | 3.3V dedicated pin                           |
|                                     | V <sub>I3</sub>      | V <sub>SS</sub> -0.3 | V <sub>CC5</sub> +0.3 | V    | SMC shared pin                               |
| Analog pin input voltage*1          | V <sub>IA5</sub>     | V <sub>SS</sub> -0.3 | V <sub>CC5</sub> +0.3 | V    |                                              |
|                                     | V <sub>IA3</sub>     | V <sub>SS</sub> -0.3 | V <sub>CC3</sub> +0.3 | V    |                                              |
| Output voltage*1                    | V <sub>O1</sub>      | V <sub>SS</sub> -0.3 | V <sub>CC5</sub> +0.3 | V    | 5V pins other than SMC multiplied pins       |
|                                     | V <sub>O2</sub>      | V <sub>SS</sub> -0.3 | V <sub>CC3</sub> +0.3 | V    | 3.3V dedicated pin                           |
|                                     | V <sub>O3</sub>      | V <sub>SS</sub> -0.3 | V <sub>CC5</sub> +0.3 | V    | SMC shared pin                               |
| Maximum clamp current               | I <sub>CLAMP</sub>   | —                    | 4                     | mA   | *9                                           |
| Total maximum clamp current         | Σ I <sub>CLAMP</sub> | —                    | 20                    | mA   | *9                                           |
| "L" level maximum output current *3 | I <sub>OL1</sub>     | —                    | 7                     | mA   | When setting to 2mA*6                        |
|                                     | I <sub>OL2</sub>     | —                    | 40                    | mA   | When setting to 30mA*7                       |
|                                     | I <sub>OL3</sub>     | —                    | 30                    | mA   | When setting to 20mA*8                       |
| "L" level average output current *4 | I <sub>OLAV1</sub>   | —                    | 2                     | mA   | When setting to 2mA*6                        |
|                                     | I <sub>OLAV2</sub>   | —                    | 30                    | mA   | When setting to 30mA*7                       |
|                                     | I <sub>OLAV3</sub>   | —                    | 20                    | mA   | When setting to 20mA*8                       |
| "L" level total output current *5   | ΣI <sub>OL1</sub>    | —                    | 50                    | mA   | *6                                           |
|                                     | ΣI <sub>OL2</sub>    | —                    | 250                   | mA   | *7                                           |
|                                     | ΣI <sub>OL3</sub>    | —                    | 50                    | mA   | *8                                           |
| "H" level maximum output current *3 | I <sub>OH1</sub>     | —                    | -7                    | mA   | When setting to 2mA*6                        |
|                                     | I <sub>OH2</sub>     | —                    | -40                   | mA   | When setting to 30mA*7                       |
|                                     | I <sub>OH3</sub>     | —                    | -30                   | mA   | When setting to 20mA*8                       |
| "H" level average output current *4 | I <sub>OHAV1</sub>   | —                    | -2                    | mA   | When setting to 2mA*6                        |
|                                     | I <sub>OHAV2</sub>   | —                    | -30                   | mA   | When setting to 30mA*7                       |
|                                     | I <sub>OHAV3</sub>   | —                    | -20                   | mA   | When setting to 20mA*8                       |

| Parameter                         | Symbol           | Rating |      | Unit | Remarks      |
|-----------------------------------|------------------|--------|------|------|--------------|
|                                   |                  | Min    | Max  |      |              |
| "H" level total output current *5 | $\Sigma I_{OH1}$ | —      | -50  | mA   | *6           |
|                                   | $\Sigma I_{OH2}$ | —      | -250 | mA   | *7           |
|                                   | $\Sigma I_{OH3}$ | —      | -50  | mA   | *8           |
| Power consumption                 | $P_D$            | —      | 1250 | mW   | LQFP product |
|                                   |                  | —      | 2500 | mW   | HQFP product |
| Operating temperature             | $T_A$            | -40    | +105 | °C   |              |
| Storage temperature               | $T_{stg}$        | -55    | +150 | °C   |              |

\*1: These parameters are based on the condition that  $V_{SS}=AV_{SS}=DV_{SS}=0.0V$

\*2: Caution must be taken that  $AV_{CC5}$  and  $DV_{CC}$  do not exceed  $V_{CC5}$ . Similarly,  $AV_{CC3}$  must not exceed  $V_{CC3}$ .

\*3: The maximum output current is defined as the value of the peak current flowing through any one of the corresponding pins.

\*4: The average output current is defined as the value of the average current flowing through any one of the corresponding pins for a 10 ms period. The average value is the operation current  $\times$  the operation ratio.

\*5: The total output current is defined as the maximum current value flowing through all of corresponding pins.


\*6: Outputs other than p60-p87 and 3V pin.

\*7: Output of P60-P87 pins.

\*8: Output of 3V pin.

- \*9:
- Corresponding pins: all general-purpose ports except P90/ADTG.(Except for the dedicated analog port)
  - Use within recommended operating conditions.
  - Use at DC voltage (current).
  - The + B signal should always be applied by connecting a limiting resistor between the + B signal and the microcontroller.
  - The value of the limiting resistor should be set so that the current input to the microcontroller pin does not exceed rated values at any time regardless of instantaneously or constantly when the + B signal is input.
  - Note that when the microcontroller drive current is low, such as in the low power consumption modes, the + B input potential can increase the potential at the VCC pin via a protective diode, possibly affecting other devices.
  - Note that if the + B signal is input when the microcontroller is off (not fixed at 0 V), since the power is supplied through the pin, the microcontroller may operate incompletely.
  - Note that if the +B signal is input at power-on, since the power is supplied through the pin, the power-on reset may not function in the power supply voltage.
  - Do not leave + B input pins open.

## Sample recommended circuit



**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

# MB91590 Series


## 2. Recommended operating conditions

( $V_{SS}=DV_{SS}=AV_{SS}=0.0V$ )

| Parameter             | Symbol     | Value                                 |      | Unit        | Remarks                                                                                                                                                                                 |
|-----------------------|------------|---------------------------------------|------|-------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|                       |            | Min                                   | Max  |             |                                                                                                                                                                                         |
| Power supply voltage  | $V_{CC5}$  | 4.5                                   | 5.5  | V           | Recommended operation guarantee range                                                                                                                                                   |
|                       | $DV_{CC}$  | 4.5                                   | 5.5  | V           |                                                                                                                                                                                         |
|                       | $AV_{CC5}$ | 4.5                                   | 5.5  | V           |                                                                                                                                                                                         |
|                       | $V_{CC3}$  | 3.0                                   | 3.6  | V           |                                                                                                                                                                                         |
|                       | $AV_{CC3}$ | 3.0                                   | 3.6  | V           |                                                                                                                                                                                         |
|                       | $V_{CC5}$  | 3.5                                   | 5.5  | V           | Operation guarantee range                                                                                                                                                               |
|                       | $DV_{CC}$  | 3.5                                   | 5.5  | V           |                                                                                                                                                                                         |
|                       | $AV_{CC5}$ | 3.5                                   | 5.5  | V           |                                                                                                                                                                                         |
|                       | $V_{CC3}$  | 2.7                                   | 3.6  | V           |                                                                                                                                                                                         |
|                       | $AV_{CC3}$ | 2.7                                   | 3.6  | V           |                                                                                                                                                                                         |
| Smoothing capacitor*  | $C_S$      | 4.7<br>(tolerance within $\pm 50\%$ ) |      | $\mu F$     | Use a ceramic capacitor or a capacitor that has the similar frequency characteristics. Use a capacitor with a capacitance greater than $C_S$ as the smoothing capacitor on the VCC pin. |
| Operating temperature | $T_A$      | -40                                   | +105 | $^{\circ}C$ |                                                                                                                                                                                         |

\*: Refer to the following diagram for details on the connection of smoothing capacitor  $C_S$ .

### • C Pin Connection Diagram



**WARNING:** The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the electrical characteristics of the device are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges.

Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact sales representatives beforehand.

## 3. DC characteristics

(T<sub>A</sub>:Recommended operating conditions, V<sub>CC5</sub>=5.0V ± 10%, V<sub>CC3</sub>=3.3V ± 10%, V<sub>SS</sub>=DV<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

| Parameter               | Symbol            | Pin name                                                                                                   | Conditions                              | Value                    |     |                           | Unit | Remarks            |
|-------------------------|-------------------|------------------------------------------------------------------------------------------------------------|-----------------------------------------|--------------------------|-----|---------------------------|------|--------------------|
|                         |                   |                                                                                                            |                                         | Min                      | Typ | Max                       |      |                    |
| "H" level input voltage | V <sub>IH1</sub>  | P060 to P067<br>P070 to P077                                                                               | CMOS input level is selected            | 0.7×<br>V <sub>CC5</sub> | –   | V <sub>CC5</sub> +<br>0.3 | V    |                    |
|                         | V <sub>IH2</sub>  | P080 to P087<br>P090 to P097                                                                               | CMOS hysteresis input level is selected | 0.7×<br>V <sub>CC5</sub> | –   | V <sub>CC5</sub> +<br>0.3 | V    |                    |
|                         | V <sub>IH3</sub>  | P100 to P107<br>P110 to P117                                                                               | Automotive input level is selected      | 0.8×<br>V <sub>CC5</sub> | –   | V <sub>CC5</sub> +<br>0.3 | V    |                    |
|                         | V <sub>IH4</sub>  | P120 to P127<br>P130 to P137                                                                               | TTL input level is selected             | 2.0                      | –   | V <sub>CC5</sub> +<br>0.3 | V    |                    |
|                         | V <sub>IH5</sub>  | RSTX,NMIX,<br>MD2                                                                                          | –                                       | 0.7×<br>V <sub>CC5</sub> | –   | V <sub>CC5</sub> +<br>0.3 | V    |                    |
|                         | V <sub>IH7</sub>  | MD0,MD1                                                                                                    | –                                       | 0.7×<br>V <sub>CC5</sub> | –   | V <sub>CC5</sub> +<br>0.3 | V    |                    |
|                         | V <sub>IH8</sub>  | DEBUGIF                                                                                                    | –                                       | 2.0                      | –   | V <sub>CC5</sub> +<br>0.3 | V    |                    |
|                         | V <sub>IH10</sub> | P000 to P007<br>P010 to P017<br>P020 to P027<br>P030 to P037<br>P040 to P047<br>P050 to P057<br>PA2 to PA7 | CMOS hysteresis input level is selected | 0.7×<br>V <sub>CC3</sub> | –   | V <sub>CC3</sub> +<br>0.3 | V    | 3.3V dedicated pin |
|                         | V <sub>IH11</sub> | PB2 to PB7<br>PC2 to PC7<br>PD2 to PD7<br>PE2 to PE7<br>PF2 to PF7<br>PG0 to PG7<br>PH3                    | TTL input level is selected             | 2.0                      | –   | V <sub>CC3</sub> +<br>0.3 | V    |                    |

# MB91590 Series

(T<sub>A</sub>:Recommended operating conditions, V<sub>CC5</sub>=5.0V ± 10%, V<sub>CC3</sub>=3.3V ± 10%, V<sub>SS</sub>=DV<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

| Parameter                | Symbol           | Pin name                                                     | Conditions                                           | Value                 |     |                  | Unit | Remarks            |
|--------------------------|------------------|--------------------------------------------------------------|------------------------------------------------------|-----------------------|-----|------------------|------|--------------------|
|                          |                  |                                                              |                                                      | Min                   | Typ | Max              |      |                    |
| "H" level output voltage | V <sub>OH1</sub> | P060 to P067<br>P070 to P077<br>P080 to P087<br>P090 to P097 | V <sub>CC5</sub> = 4.5V<br>I <sub>OH</sub> = -1.0mA  | V <sub>CC5</sub> -0.5 | —   | V <sub>CC5</sub> | V    |                    |
|                          | V <sub>OH2</sub> | P100 to P107<br>P110 to P117<br>P120 to P127<br>P130 to P137 | V <sub>CC5</sub> = 4.5V<br>I <sub>OH</sub> = -2.0mA  | V <sub>CC5</sub> -0.5 | —   | V <sub>CC5</sub> | V    |                    |
|                          | V <sub>OH3</sub> | P060 to P067<br>P070 to P077<br>P080 to P087                 | DV <sub>CC</sub> = 4.5V<br>I <sub>OH</sub> = -30.0mA | DV <sub>CC</sub> -0.5 | —   | DV <sub>CC</sub> | V    | SMC shared pin     |
|                          | V <sub>OH4</sub> | P000 to P007<br>P010 to P017<br>P020 to P027<br>P030 to P037 | V <sub>CC3</sub> = 3.0V<br>I <sub>OH</sub> = -2.0mA  | V <sub>CC3</sub> -0.5 | —   | V <sub>CC3</sub> | V    | 3.3V dedicated pin |
|                          | V <sub>OH5</sub> | P040 to P047<br>P050 to P057<br>PA2 to PA7                   | V <sub>CC3</sub> = 3.0V<br>I <sub>OH</sub> = -5.0mA  |                       |     |                  |      |                    |
|                          | V <sub>OH6</sub> | PB2 to PB7<br>PC2 to PC7<br>PD2 to PD7                       | V <sub>CC3</sub> = 3.0V<br>I <sub>OH</sub> = -10.0mA |                       |     |                  |      |                    |
|                          | V <sub>OH7</sub> | PE2 to PE7<br>PF2 to PF7<br>PG0 to PG7<br>PH3                | V <sub>CC3</sub> = 3.0V<br>I <sub>OH</sub> = -20.0mA |                       |     |                  |      |                    |

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC5</sub>=5.0V ± 10%, V<sub>CC3</sub>=3.3V ± 10%, V<sub>SS</sub>=DV<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

| Parameter               | Symbol            | Pin name                                                                                                   | Conditions                              | Value                |     |                      | Unit | Remarks            |
|-------------------------|-------------------|------------------------------------------------------------------------------------------------------------|-----------------------------------------|----------------------|-----|----------------------|------|--------------------|
|                         |                   |                                                                                                            |                                         | Min                  | Typ | Max                  |      |                    |
| "L" level input voltage | V <sub>IL1</sub>  | P060 to P067<br>P070 to P077                                                                               | CMOS input level is selected            | V <sub>SS</sub> -0.3 | —   | 0.3×V <sub>CC5</sub> | V    |                    |
|                         | V <sub>IL2</sub>  | P080 to P087<br>P090 to P097                                                                               | CMOS hysteresis Input level is selected | V <sub>SS</sub> -0.3 | —   | 0.3×V <sub>CC5</sub> | V    |                    |
|                         | V <sub>IL3</sub>  | P100 to P107<br>P110 to P117                                                                               | Automotive input level is selected      | V <sub>SS</sub> -0.3 | —   | 0.5×V <sub>CC5</sub> | V    |                    |
|                         | V <sub>IL4</sub>  | P120 to P127<br>P130 to P137                                                                               | TTL input level is selected             | V <sub>SS</sub> -0.3 | —   | 0.8                  | V    |                    |
|                         | V <sub>IL5</sub>  | RSTX,NMIX, MD2                                                                                             | —                                       | V <sub>SS</sub> -0.3 | —   | 0.3×V <sub>CC5</sub> | V    |                    |
|                         | V <sub>IL7</sub>  | MD0,MD1                                                                                                    | —                                       | V <sub>SS</sub> -0.3 | —   | 0.3×V <sub>CC5</sub> | V    |                    |
|                         | V <sub>IL8</sub>  | DEBUGIF                                                                                                    | —                                       | V <sub>SS</sub> -0.3 | —   | 0.8                  | V    |                    |
|                         | V <sub>IL10</sub> | P000 to P007<br>P010 to P017<br>P020 to P027<br>P030 to P037<br>P040 to P047<br>P050 to P057<br>PA2 to PA7 | CMOS hysteresis input level is selected | V <sub>SS</sub> -0.3 | —   | 0.3×V <sub>CC3</sub> | V    | 3.3V dedicated pin |
|                         | V <sub>IL11</sub> | PB2 to PB7<br>PC2 to PC7<br>PD2 to PD7<br>PE2 to PE7<br>PF2 to PF7<br>PG0 to PG7<br>PH3                    | TTL input level is selected             | V <sub>SS</sub> -0.3 | —   | 0.8                  | V    |                    |

# MB91590 Series

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC5</sub>=5.0V ± 10%, V<sub>CC3</sub>=3.3V ± 10%, V<sub>SS</sub>=DV<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

| Parameter                | Symbol           | Pin name                                                     | Conditions                                          | Value |     |      | Unit | Remarks                                                       |
|--------------------------|------------------|--------------------------------------------------------------|-----------------------------------------------------|-------|-----|------|------|---------------------------------------------------------------|
|                          |                  |                                                              |                                                     | Min   | Typ | Max  |      |                                                               |
| "L" level output voltage | V <sub>OL1</sub> | P060 to P067<br>P070 to P077<br>P080 to P087<br>P090 to P097 | V <sub>CC5</sub> = 4.5V<br>I <sub>OL</sub> = 1.0mA  | 0     | —   | 0.4  | V    |                                                               |
|                          | V <sub>OL2</sub> | P100 to P107<br>P110 to P117<br>P120 to P127<br>P130 to P137 | V <sub>CC5</sub> = 4.5V<br>I <sub>OL</sub> = 2.0mA  | 0     | —   | 0.4  | V    |                                                               |
|                          | V <sub>OL3</sub> | P060 to P067<br>P070 to P077<br>P080 to P087                 | DV <sub>CC</sub> = 4.5V<br>I <sub>OL</sub> = 30.0mA | 0     | —   | 0.55 | V    | SMC shared pin                                                |
|                          | V <sub>OL4</sub> | P127<br>P130<br>P132<br>P133                                 | V <sub>CC5</sub> = 4.5V<br>I <sub>OL</sub> = 3.0mA  | 0     | —   | 0.4  | V    | I <sup>2</sup> C shared pin<br>(I <sup>2</sup> C is selected) |
|                          | V <sub>OL5</sub> | DEBUGIF                                                      | V <sub>CC5</sub> = 2.7V<br>I <sub>OL</sub> = 25.0mA | 0     | —   | 0.25 | V    |                                                               |
|                          | V <sub>OL6</sub> | P000 to P007<br>P010 to P017<br>P020 to P027                 | V <sub>CC3</sub> = 3.0V<br>I <sub>OL</sub> = 2.0mA  | 0     | —   | 0.4  | V    | 3.3V dedicated pin                                            |
|                          | V <sub>OL7</sub> | P030 to P037<br>P040 to P047<br>P050 to P057                 | V <sub>CC3</sub> = 3.0V<br>I <sub>OL</sub> = 5.0mA  |       |     |      |      |                                                               |
|                          | V <sub>OL8</sub> | PA2 to PA7<br>PB2 to PB7<br>PC2 to PC7<br>PD2 to PD7         | V <sub>CC3</sub> = 3.0V<br>I <sub>OL</sub> = 10.0mA |       |     |      |      |                                                               |
|                          | V <sub>OL9</sub> | PE2 to PE7<br>PF2 to PF7<br>PG0 to PG7<br>PH3                | V <sub>CC3</sub> = 3.0V<br>I <sub>OL</sub> = 20.0mA |       |     |      |      |                                                               |

(T<sub>A</sub>:Recommended operating conditions, V<sub>CC5</sub>=5.0V ± 10%, V<sub>CC3</sub>=3.3V ± 10%, V<sub>SS</sub>=DV<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

| Parameter               | Symbol             | Pin name                                                                                                                                                                                                                                                              | Conditions                                                                                                        | Value |     |     | Unit | Remarks |
|-------------------------|--------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------|-------|-----|-----|------|---------|
|                         |                    |                                                                                                                                                                                                                                                                       |                                                                                                                   | Min   | Typ | Max |      |         |
| Input leak current      | I <sub>L</sub>     | All input pins                                                                                                                                                                                                                                                        | V <sub>CC</sub> =DV <sub>CC</sub> =<br>AV <sub>CC</sub> =5.5V<br>V <sub>SS</sub> <V <sub>I</sub> <V <sub>CC</sub> | -5    | —   | +5  | μA   |         |
| Pull-up resistance      | R <sub>UP1</sub>   | RSTX,NMIX                                                                                                                                                                                                                                                             | —                                                                                                                 | 25    | —   | 100 | kΩ   |         |
|                         | R <sub>UP2</sub>   | All 5V port<br>input pins                                                                                                                                                                                                                                             | Pull-up<br>resistance is<br>selected                                                                              | 25    | —   | 100 | kΩ   |         |
|                         | R <sub>UP3</sub>   | All 3V port<br>input pins                                                                                                                                                                                                                                             | Pull-up<br>resistance is<br>selected                                                                              | 17    | —   | 66  | kΩ   |         |
| Pull-down<br>resistance | R <sub>DOWN1</sub> | MD2                                                                                                                                                                                                                                                                   | —                                                                                                                 | 25    | —   | 100 | kΩ   |         |
|                         | R <sub>DOWN2</sub> | All 5V port<br>input pins                                                                                                                                                                                                                                             | Pull-down<br>resistance is<br>selected                                                                            | 25    | —   | 100 | kΩ   |         |
|                         | R <sub>DOWN3</sub> | All 3V port<br>input pins                                                                                                                                                                                                                                             | Pull-down<br>resistance is<br>selected                                                                            | 17    | —   | 66  | kΩ   |         |
| Input capacitance       | C <sub>IN1</sub>   | Other than V <sub>CC3</sub> ,<br>V <sub>CC5</sub> , V <sub>SS</sub> ,<br>DV <sub>CC</sub> , DV <sub>SS</sub> ,<br>AV <sub>CC3</sub> , AV <sub>SS3</sub> ,<br>AV <sub>CC5</sub> , AV <sub>SS5</sub> ,<br>C1, C2, C3,<br>P060 to P067,<br>P070 to P077,<br>P080 to P087 | —                                                                                                                 | —     | 5   | 15  | pF   |         |
|                         | C <sub>IN2</sub>   | P060 to P067,<br>P070 to P077,<br>P080 to P087                                                                                                                                                                                                                        | When using<br>SMC                                                                                                 | —     | 15  | 45  | pF   |         |

# MB91590 Series

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub>=5.0V±10%, V<sub>CC3</sub>=3.3V±10%, V<sub>SS</sub>=DV<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

| Parameter                  | Sym<br>bol         | Pin<br>name       | Conditions                                                                               | Value |     |      | Unit | Remarks                                               |
|----------------------------|--------------------|-------------------|------------------------------------------------------------------------------------------|-------|-----|------|------|-------------------------------------------------------|
|                            |                    |                   |                                                                                          | Min   | Typ | Max  |      |                                                       |
| Power<br>supply<br>current | I <sub>CC5</sub>   | V <sub>CC5</sub>  | At normal operation<br>F <sub>CP</sub> =128MHz,<br>F <sub>c</sub> pp=32MHz               | —     | 80  | 120  | mA   |                                                       |
|                            |                    |                   | At normal operation<br>F <sub>CP</sub> =80MHz,<br>F <sub>c</sub> pp=40MHz                | —     | 60  | 100  | mA   |                                                       |
|                            |                    |                   | At FLASH write<br>F <sub>CP</sub> =128MHz,<br>F <sub>c</sub> pp=32MHz                    | —     | 95  | 135  | mA   | *3                                                    |
|                            |                    |                   | At FLASH erase<br>F <sub>CP</sub> =128MHz,<br>F <sub>c</sub> pp=32MHz                    | —     | 95  | 135  | mA   | *3                                                    |
|                            | I <sub>CCS5</sub>  |                   | At sleep mode<br>F <sub>CP</sub> =128MHz,<br>F <sub>c</sub> pp=32MHz                     | —     | 25  | 65   | mA   |                                                       |
|                            | I <sub>CCBS5</sub> |                   | At bus sleep mode<br>F <sub>CP</sub> =128MHz,<br>F <sub>c</sub> pp=32MHz                 | —     | 15  | 55   | mA   |                                                       |
|                            | I <sub>CCT5</sub>  |                   | At RTC mode,<br>4 MHz source oscillation                                                 | —     | 650 | 1800 | μA   | When using external<br>clock*1, T <sub>A</sub> =+25°C |
|                            |                    |                   |                                                                                          | —     | 800 | 1950 |      | When using crystal<br>T <sub>A</sub> =+25°C           |
|                            | I <sub>CCTS5</sub> |                   | When RTC mode<br>shutdown,<br>4 MHz source oscillation                                   | —     | 130 | 230  | μA   | When using external<br>clock*1, T <sub>A</sub> =+25°C |
|                            |                    |                   |                                                                                          | —     | 280 | 380  | μA   | When using crystal<br>T <sub>A</sub> =+25°C           |
|                            | I <sub>CCH5</sub>  |                   | At stop mode                                                                             | —     | 250 | 1400 | μA   | T <sub>A</sub> =+25°C                                 |
|                            | I <sub>CCHS5</sub> |                   | When stop mode<br>shutdown                                                               | —     | 100 | 200  | μA   | T <sub>A</sub> =+25°C                                 |
|                            | I <sub>CC3</sub>   | V <sub>CC3</sub>  | When GDC normal<br>operation<br>F <sub>gdC</sub> =81MHz,<br>F <sub>gdC-IF</sub> =108MHz, | —     | 100 | 200  | mA   |                                                       |
|                            |                    |                   | When GDC operation stop                                                                  | —     | 2   | 100  | mA   |                                                       |
|                            |                    |                   | When GDC side regulator<br>stop                                                          | —     | 70  | 200  | μA   |                                                       |
|                            | I <sub>A3</sub>    | AV <sub>CC3</sub> | When NTSC operates                                                                       | —     | 30  | 60   | mA   | At AVR3=AVss3                                         |
|                            |                    |                   | When NTSC stop                                                                           | —     | 5   | 10   | mA   | At AVR3=AVss3                                         |

(T<sub>A</sub>:Recommended operating conditions, V<sub>CC</sub>=5.0V ± 10%, V<sub>CC3</sub>=3.3V±10%, V<sub>SS</sub>=DV<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

| Parameter                                                       | Symbol           | Pin name                                             | Conditions                                                                                 | Value |     |     | Unit | Remarks |
|-----------------------------------------------------------------|------------------|------------------------------------------------------|--------------------------------------------------------------------------------------------|-------|-----|-----|------|---------|
|                                                                 |                  |                                                      |                                                                                            | Min   | Typ | Max |      |         |
| High current output drive capacity<br>Phase-to-phase deviation1 | $\Delta V_{OH3}$ | PWM1Pn,<br>PWM1Mn,<br>PWM2Pn,<br>PWM2Mn,<br>n=0 to 5 | DV <sub>CC</sub> =4.5V<br>I <sub>OH</sub> =30.0mA<br>Maximum deviation of V <sub>OH3</sub> | –     | –   | 90  | mV   | *2      |
| High current output drive capacity<br>Phase-to-phase deviation2 | $\Delta V_{OL3}$ | PWM1Pn,<br>PWM1Mn,<br>PWM2Pn,<br>PWM2Mn,<br>n=0 to 5 | V <sub>CC</sub> =4.5V<br>I <sub>OL</sub> =30.0mA<br>Maximum deviation of V <sub>OL2</sub>  | –     | –   | 90  | mV   | *2      |

\*1: The power supply current value when the external clock is supplied from the X1 pin. Note that the power supply current value when using the external clock is different from that using the oscillator.

\*2: If PWM1P0/PWM1M0/PWM2P0/PWM2M0 of ch.0 is turned on simultaneously, the maximum deviation of V<sub>OH3</sub> / V<sub>OL3</sub> for each pin is defined. Same for other channels.

\*3: This product contains both program flash and WorkFlash. This parameter is defined when only one of them is in the write/erase state.

# MB91590 Series

## 4. AC Characteristics


### (1) Main Clock Timing

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC5</sub>=5.0V ± 10%, V<sub>SS</sub>=DV<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

| Parameter                            | Symbol           | Pin name | Condi-<br>tions | Value  |     |     | Unit | Remarks                                             |
|--------------------------------------|------------------|----------|-----------------|--------|-----|-----|------|-----------------------------------------------------|
|                                      |                  |          |                 | Min    | Typ | Max |      |                                                     |
| Source oscillation clock frequency   | F <sub>C</sub>   | X0,X1    | —               | —      | 4   | —   | MHz  |                                                     |
| Source oscillation clock cycle time  | t <sub>CYL</sub> | X0,X1    |                 | —      | 250 | —   | ns   | —                                                   |
| Internal operating clock frequency*  | F <sub>CP</sub>  | —        |                 | 2      | —   | 128 | MHz  | CPU clock                                           |
|                                      | F <sub>CPP</sub> | —        | —               | 2      | —   | 40  | MHz  | Peripheral bus clock                                |
| Internal operating clock cycle time* | t <sub>CP</sub>  | —        | —               | 7.8125 | —   | 500 | ns   | CPU clock                                           |
|                                      | t <sub>CPP</sub> | —        | —               | 25     | —   | 500 | ns   | Peripheral bus clock                                |
| CAN PLL jitter (when lock)           | t <sub>PJ</sub>  | —        | —               | -10    | —   | +10 | ns   | F <sub>CP</sub> =80MHz<br>(4MHz × Multiplied by 20) |
| Built-in CR oscillation frequency    | F <sub>CCR</sub> | —        | —               | 50     | 100 | 200 | kHz  |                                                     |


\*: The maximum / minimum value is defined when using the main clock and PLL clock.

#### • X0,X1 clock timing



#### • CAN PLL jitter

Deviation time from the ideal clock is assured per cycle out of 20,000 cycles.




## (1-2) Sub clock timing(products without s-suffix)

(T<sub>A</sub>:Recommended operating conditions, V<sub>CC</sub>=5.0V ± 10%, V<sub>SS</sub>=DV<sub>SS</sub>=AV<sub>SS</sub>=0.0V)


| Parameter                           | Symbol            | Pin name | Conditions | Value |        |     | Unit | Remarks |
|-------------------------------------|-------------------|----------|------------|-------|--------|-----|------|---------|
|                                     |                   |          |            | Min   | Typ    | Max |      |         |
| Source oscillation clock frequency  | F <sub>CL</sub>   | X0A,X1A  | —          | —     | 32.768 | —   | kHz  |         |
| Source oscillation clock cycle time | t <sub>LCYL</sub> | X0A,X1A  |            | —     | 30.52  | —   | μs   |         |

### • X0A,X1A clock timing



# MB91590 Series

- Guaranteed operation range(5V operating microcontroller section)  
Internal operation clock frequency vs. Power supply voltage




Note: The CPU will be reset at the power supply voltage  $4V \pm 0.3V$  or less.

## Oscillation clock frequency vs. Internal operation clock frequency

|                                   |      | Internal operation clock frequency |                     |                     |                     |                     |     |                      |                      |
|-----------------------------------|------|------------------------------------|---------------------|---------------------|---------------------|---------------------|-----|----------------------|----------------------|
|                                   |      | Main Clock                         | PLL clock           |                     |                     |                     |     |                      |                      |
|                                   |      |                                    | Multipli<br>ed by 1 | Multipli<br>ed by 2 | Multipli<br>ed by 3 | Multipli<br>ed by 4 | ... | Multipli<br>ed by 20 | Multipli<br>ed by 32 |
| Oscillation<br>clock<br>frequency | 4MHz | 2MHz                               | 4MHz                | 8MHz                | 12MHz               | 16MHz               | ... | 80MHz                | 128MHz               |

- Example of oscillation circuit




Note: As to the product with its clock supervisor's initial value is "ON", when the oscillator is unable to start within 20ms from the stop state the clock supervisor will detect the oscillation stop. As a result, the CPU moves to the fail safe operation.  
Design your print circuit board so that the oscillator can start oscillation within 20ms.


AC characteristics are specified by the following measurement reference voltage values.

• Input Signal Waveform

Hysteresis Input Pin (Automotive)




Hysteresis Input Pin (CMOS Normal)



Hysteresis Input Pin (CMOS Hysteresis)




TTL Input Pin



• Output Signal Waveform

Output Pin





# MB91590 Series

## (2) Reset Input

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC5</sub>=5.0V ± 10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

| Parameter                     | Symbol            | Pin name | Conditions | Value                                  |     | Unit | Remarks               |
|-------------------------------|-------------------|----------|------------|----------------------------------------|-----|------|-----------------------|
|                               |                   |          |            | Min                                    | Max |      |                       |
| Reset input time              | t <sub>RSTL</sub> | RSTX     | —          | 10                                     | —   | μs   | When normal operation |
|                               |                   |          |            | Oscillation time of oscillator*+ 100μs | —   | ms   | At Stop mode          |
|                               |                   |          |            | 100μs                                  | —   | μs   | At RTC mode           |
| Width for reset input removal |                   |          |            | 1μs                                    | —   | μs   |                       |

\*: The oscillation time of the oscillator is the time it takes for the amplitude of the oscillations to reach 90%. For crystal oscillators, this time is between several ms and several tens of ms, for ceramic oscillators the time is between several hundred μs and several ms, and for an external clock, the time is 0 ms.



## (3) Power-on Conditions

(T<sub>A</sub>: Recommended operating conditions, V<sub>SS</sub>=0.0V)

| Parameter                           | Symbol           | Pin name         | Conditions                                               | Value |     |     | Unit  | Remarks                                   |
|-------------------------------------|------------------|------------------|----------------------------------------------------------|-------|-----|-----|-------|-------------------------------------------|
|                                     |                  |                  |                                                          | Min   | Typ | Max |       |                                           |
| Level detection voltage             | —                | V <sub>CC5</sub> | —                                                        | 2.1   | 2.3 | 2.5 | V     | When turning on power for microcontroller |
| Level detection hysteresis width    | —                | V <sub>CC5</sub> | —                                                        | —     | —   | 125 | mV    | During voltage drop                       |
| Level detection time                | —                | —                | —                                                        | —     | —   | 30  | us    | *1                                        |
| Slope detection undetected standard | —                | V <sub>CC5</sub> | V <sub>CC5</sub> = at level detection release level time | —     | —   | 4   | mV/μs | *2                                        |
| Power off time                      | t <sub>OFF</sub> | V <sub>CC5</sub> | —                                                        | 50    | —   | —   | ms    | *3                                        |

\*1: If the fluctuation of the power supply is faster than the low voltage detection time, there is the possibility to generate or release after the power supply voltage has exceeded the detection voltage range.

\*2: When setting the power supply fluctuation to this standard or less, it is possible to suppress the slope detection. This is the standard when the power supply fluctuation is stable.

\*3: This time is to start the slope detection at next power on after power down and internal charge loss.

# MB91590 Series

## (4) Multi-function Serial

### (4-1) UART timing

Bit setting: SMR: MD2=0, SMR: MD1=1, SMR: MD0=0, SMR: SCINV=0, SCR: SPI=0


(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub>=5.0V ± 10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

| Parameter                      | Sym<br>bol         | Pin name               | Con<br>ditio<br>ns | Value                 |     | Unit | Remarks                                                                                                                                               |
|--------------------------------|--------------------|------------------------|--------------------|-----------------------|-----|------|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|                                |                    |                        |                    | Min                   | Max |      |                                                                                                                                                       |
| Serial clock cycle time        | t <sub>SCYC</sub>  | SCK0,SCK1              | –                  | 4t <sub>CPP</sub>     | –   | ns   | Internal shift clock mode:<br>C <sub>L</sub> =50pF(When drive<br>capability is 2mA or more.)<br>C <sub>L</sub> =20pF(When drive<br>capability is 1mA) |
| SCK ↓ →<br>SOT delay time      | t <sub>SLOVI</sub> | SCK0,SCK1<br>SOT0,SOT1 |                    | -30                   | +30 | ns   |                                                                                                                                                       |
| Valid SIN →<br>SCK ↑setup time | t <sub>IVSHI</sub> | SCK0,SCK1<br>SIN0,SIN1 |                    | 34                    | –   | ns   |                                                                                                                                                       |
| SCK ↑ →<br>Valid SIN hold time | t <sub>SHIXI</sub> |                        |                    | 0                     | –   | ns   |                                                                                                                                                       |
| Serial clock "H"pulse width    | t <sub>SHSL</sub>  | SCK0,SCK1              | –                  | t <sub>CPP</sub> +10  | –   | ns   | External shift clock mode:<br>C <sub>L</sub> =50pF(When drive<br>capability is 2mA or more.)<br>C <sub>L</sub> =20pF(When drive<br>capability is 1mA) |
| Serial clock "L" pulse width   | t <sub>SLSH</sub>  |                        |                    | 2t <sub>CPP</sub> -10 | –   | ns   |                                                                                                                                                       |
| SCK ↓ →<br>SOT delay time      | t <sub>SLOVE</sub> | SCK0,SCK1<br>SOT0,SOT1 |                    | –                     | 33  | ns   |                                                                                                                                                       |
| Valid SIN →<br>SCK ↑setup time | t <sub>IVSHE</sub> | SCK0,SCK1<br>SIN0,SIN1 |                    | 10                    | –   | ns   |                                                                                                                                                       |
| SCK ↑ →<br>Valid SIN hold time | t <sub>SHIXE</sub> |                        |                    | 20                    | –   | ns   |                                                                                                                                                       |
| SCK fall time                  | t <sub>F</sub>     | SCK0,SCK1              |                    | –                     | 5   | ns   |                                                                                                                                                       |
| SCK rise time                  | t <sub>R</sub>     | SCK0,SCK1              |                    | –                     | 5   | ns   |                                                                                                                                                       |


Notes: • AC characteristic in CLK synchronized mode.

- C<sub>L</sub> is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by internal operation clock used and other parameters.  
Refer to Hardware Manual for details.

## • Internal shift clock mode



## • External shift clock mode



# MB91590 Series

Bit setting: SMR: MD2=0, SMR: MD1=1, SMR: MD0=0, SMR: SCINV=1, SCR: SPI=0


(T<sub>A</sub>: Recommended operating conditions, V<sub>CC5</sub>=5.0V ± 10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

| Parameter                       | Sym<br>bol         | Pin name               | Cond<br>itions | Value                 |     | Unit | Remarks                                                                                                                                               |
|---------------------------------|--------------------|------------------------|----------------|-----------------------|-----|------|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|                                 |                    |                        |                | Min                   | Max |      |                                                                                                                                                       |
| Serial clock cycle time         | t <sub>SCYC</sub>  | SCK0,SCK1              | –              | 4t <sub>CPP</sub>     | –   | ns   | Internal shift clock mode:<br>C <sub>L</sub> =50pF(When drive<br>capability is 2mA or more.)<br>C <sub>L</sub> =20pF(When drive<br>capability is 1mA) |
| SCK ↑ →<br>SOT delay time       | t <sub>SHOVI</sub> | SCK0,SCK1<br>SOT0,SOT1 |                | -30                   | +30 | ns   |                                                                                                                                                       |
| Valid SIN →<br>SCK ↓setup time  | t <sub>IVSLI</sub> | SCK0,SCK1<br>SIN0,SIN1 |                | 34                    | –   | ns   |                                                                                                                                                       |
| SCK ↓ →<br>Valid SIN hold time  | t <sub>SLIXI</sub> |                        |                | 0                     | –   | ns   |                                                                                                                                                       |
| Serial clock "H" pulse<br>width | t <sub>SHSL</sub>  | SCK0,SCK1              | –              | t <sub>CPP</sub> +10  | –   | ns   | External shift clock mode:<br>C <sub>L</sub> =50pF(When drive<br>capability is 2mA or more.)<br>C <sub>L</sub> =20pF(When drive<br>capability is 1mA) |
| Serial clock "L"pulse<br>width  | t <sub>SLSH</sub>  |                        |                | 2t <sub>CPP</sub> -10 | –   | ns   |                                                                                                                                                       |
| SCK ↑ →<br>SOT delay time       | t <sub>SHOVE</sub> | SCK0,SCK1<br>SOT0,SOT1 |                | –                     | 33  | ns   |                                                                                                                                                       |
| Valid SIN →<br>SCK ↓setup time  | t <sub>IVSLE</sub> | SCK0,SCK1<br>SIN0,SIN1 |                | 10                    | –   | ns   |                                                                                                                                                       |
| SCK ↓ →<br>Valid SIN hold time  | t <sub>SLIXE</sub> |                        |                | 20                    | –   | ns   |                                                                                                                                                       |
| SCK fall time                   | t <sub>F</sub>     | SCK0,SCK1              |                | –                     | 5   | ns   |                                                                                                                                                       |
| SCK rise time                   | t <sub>R</sub>     | SCK0,SCK1              |                | –                     | 5   | ns   |                                                                                                                                                       |


Notes: • AC characteristic in CLK synchronized mode.

- C<sub>L</sub> is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by internal operation clock used and other parameters.  
Refer to Hardware Manual for details.

## • Internal shift clock mode



## • External shift clock mode



# MB91590 Series

Bit setting: SMR: MD2=0, SMR: MD1=1, SMR: MD0=0, SMR: SCINV=0, SCR: SPI=1


(T<sub>A</sub>: Recommended operating conditions, V<sub>CC5</sub>=5.0V ± 10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

| Parameter                    | Symbol             | Pin name             | Conditions                                                                                                                                     | Value                 |     | Unit |
|------------------------------|--------------------|----------------------|------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------|-----|------|
|                              |                    |                      |                                                                                                                                                | Min                   | Min |      |
| Serial clock cycle time      | t <sub>SCYC</sub>  | SCK0,SCK1            | Internal shift clock mode<br>C <sub>L</sub> =50pF(When drive capability is 2mA or more.)<br>C <sub>L</sub> =20pF(When drive capability is 1mA) | 4t <sub>CPP</sub>     | —   | ns   |
| SCK↑→SOT delay time          | t <sub>SHOVI</sub> | SCK0,SCK1, SOT0,SOT1 |                                                                                                                                                | -30                   | +30 | ns   |
| Valid SIN→SCK↓ setup time    | t <sub>IVSLI</sub> | SCK0,SCK1, SIN0,SIN1 |                                                                                                                                                | 34                    | —   | ns   |
| SCK↓→ Valid SIN hold time    | t <sub>SLIXI</sub> |                      |                                                                                                                                                | 0                     | —   | ns   |
| SOT→SCK↓ delay time          | t <sub>SOVLI</sub> | SCK0,SCK1, SOT0,SOT1 |                                                                                                                                                | 2t <sub>CPP</sub> -30 | —   | ns   |
| Serial clock "H" pulse width | t <sub>SHSL</sub>  | SCK0,SCK1            | External shift clock mode<br>C <sub>L</sub> =50pF(When drive capability is 2mA or more.)<br>C <sub>L</sub> =20pF(When drive capability is 1mA) | t <sub>CPP</sub> +10  | —   | ns   |
| Serial clock "L" pulse width | t <sub>SLSH</sub>  |                      |                                                                                                                                                | 2t <sub>CPP</sub> -10 | —   | ns   |
| SCK↑→SOT delay time          | t <sub>SHOVE</sub> | SCK0,SCK1, SOT0,SOT1 |                                                                                                                                                | —                     | 33  | ns   |
| Valid SIN→SCK↓ setup time    | t <sub>IVSLE</sub> | SCK0,SCK1, SIN0,SIN1 |                                                                                                                                                | 10                    | —   | ns   |
| SCK↓→ Valid SIN hold time    | t <sub>SLIXE</sub> |                      |                                                                                                                                                | 20                    | —   | ns   |
| SCK fall time                | t <sub>F</sub>     | SCK0,SCK1            |                                                                                                                                                | —                     | 5   | ns   |
| SCK rise time                | t <sub>R</sub>     | SCK0,SCK1            |                                                                                                                                                | —                     | 5   | ns   |


Notes: • AC characteristic in CLK synchronized mode.

- C<sub>L</sub> is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by internal operation clock used and other parameters. Refer to Hardware Manual for details.

## • Internal shift clock mode



## • External shift clock mode



\*: Changes when writing to TDR register

# MB91590 Series

Bit setting: SMR: MD2=0, SMR: MD1=1, SMR: MD0=0, SMR: SCINV=1, SCR: SPI=1


(T<sub>A</sub>: Recommended operating conditions, V<sub>CC5</sub>=5.0V ± 10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

| Parameter                    | Symbol             | Pin name             | Conditions                                                                                                                                     | Value                 |     | Unit |
|------------------------------|--------------------|----------------------|------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------|-----|------|
|                              |                    |                      |                                                                                                                                                | Min                   | Min |      |
| Serial clock cycle time      | t <sub>SCYC</sub>  | SCK0,SCK1            | Internal shift clock mode<br>C <sub>L</sub> =50pF(When drive capability is 2mA or more.)<br>C <sub>L</sub> =20pF(When drive capability is 1mA) | 4t <sub>CPP</sub>     | —   | ns   |
| SCK↓→SOT delay time          | t <sub>SLOVI</sub> | SCK0,SCK1, SOT0,SOT1 |                                                                                                                                                | -30                   | +30 | ns   |
| Valid SIN→SCK↑ setup time    | t <sub>IVSHI</sub> | SCK0,SCK1, SIN0,SIN1 |                                                                                                                                                | 34                    | —   | ns   |
| SCK↑→ Valid SIN hold time    | t <sub>SHIXI</sub> |                      |                                                                                                                                                | 0                     | —   | ns   |
| SOT→SCK↑ delay time          | t <sub>SOVHI</sub> | SCK0,SCK1, SOT0,SOT1 |                                                                                                                                                | 2t <sub>CPP</sub> -30 | —   | ns   |
| Serial clock "H"pulse width  | t <sub>SHSL</sub>  | SCK0,SCK1            | External shift clock mode<br>C <sub>L</sub> =50pF(When drive capability is 2mA or more.)<br>C <sub>L</sub> =20pF(When drive capability is 1mA) | t <sub>CPP</sub> +10  | —   | ns   |
| Serial clock "L" pulse width | t <sub>SLSH</sub>  |                      |                                                                                                                                                | 2t <sub>CPP</sub> -10 | —   | ns   |
| SCK↓→SOT delay time          | t <sub>SLOVE</sub> | SCK0,SCK1, SOT0,SOT1 |                                                                                                                                                | —                     | 33  | ns   |
| Valid SIN→SCK↑ setup time    | t <sub>IVSHE</sub> | SCK0,SCK1, SIN0,SIN1 |                                                                                                                                                | 10                    | —   | ns   |
| SCK↑→ Valid SIN hold time    | t <sub>SHIXE</sub> |                      |                                                                                                                                                | 20                    | —   | ns   |
| SCK fall time                | t <sub>F</sub>     | SCK0,SCK1            |                                                                                                                                                | —                     | 5   | ns   |
| SCK rise time                | t <sub>R</sub>     | SCK0,SCK1            |                                                                                                                                                | —                     | 5   | ns   |


Notes: • AC characteristic in CLK synchronized mode.

- C<sub>L</sub> is the load capacitance applied to pins during testing.
- The maximum baud rate is limited by internal operation clock used and other parameters. Refer to Hardware Manual for details.

## • Internal shift clock mode




## • External shift clock mode



# MB91590 Series

(4-2)External clock (EXT = 1): asynchronous only  
(T<sub>A</sub>: Recommended operating conditions, V<sub>CC5</sub>=5.0V±10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

| Parameter                    | Symbol            | Pin name      | Conditions                                                                                                                | Value                |     | Unit |
|------------------------------|-------------------|---------------|---------------------------------------------------------------------------------------------------------------------------|----------------------|-----|------|
|                              |                   |               |                                                                                                                           | Min                  | Max |      |
| Serial clock "H" pulse width | t <sub>SHSL</sub> | SCK0,<br>SCK1 | C <sub>L</sub> =50pF<br>(When drive capability is 2mA or more.)<br>C <sub>L</sub> =20pF<br>(When drive capability is 1mA) | t <sub>CPP</sub> +10 | -   | ns   |
| Serial clock "L" pulse width | t <sub>SLSH</sub> |               |                                                                                                                           | t <sub>CPP</sub> +10 | -   | ns   |
| SCK fall time                | t <sub>F</sub>    |               |                                                                                                                           | -                    | 5   | ns   |
| SCK rise time                | t <sub>R</sub>    |               |                                                                                                                           | -                    | 5   | ns   |



## (4-3) I<sup>2</sup>C timing

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub>=5.0V ± 10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

| Parameter                                                    | Symbol             | Pin name                                   | Conditions                                                                                                                                                                         | Standard mode                    |                    | High-speed mode* <sup>3</sup>    |                   | Unit | Remarks |
|--------------------------------------------------------------|--------------------|--------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------|--------------------|----------------------------------|-------------------|------|---------|
|                                                              |                    |                                            |                                                                                                                                                                                    | Min                              | Max                | Min                              | Max               |      |         |
| SCL clock frequency                                          | f <sub>SCL</sub>   | SCK0,SCK1,                                 | C <sub>L</sub> =50pF<br>(When drive capability is 2mA or more.)<br>C <sub>L</sub> =20pF<br>(When drive capability is 1mA)<br>R = (V <sub>P</sub> /I <sub>OL</sub> ) * <sup>1</sup> | 0                                | 100                | 0                                | 400               | kHz  |         |
| Repeat "start" condition hold time<br>SDA ↓ → SCL ↓          | t <sub>HDSTA</sub> | SOT0,SOT1,<br>(SDA)<br>SCK0,SCK1,<br>(SCL) |                                                                                                                                                                                    | 4.0                              | —                  | 0.6                              | —                 | μs   |         |
| Period of "L" for SCL clock                                  | t <sub>LOW</sub>   | SCK0,SCK1,<br>(SCL)                        |                                                                                                                                                                                    | 4.7                              | —                  | 1.3                              | —                 | μs   |         |
| Period of "H" for SCL clock                                  | t <sub>HIGH</sub>  | SCK0,SCK1,<br>(SCL)                        |                                                                                                                                                                                    | 4.0                              | —                  | 0.6                              | —                 | μs   |         |
| Repeat "start" condition setup time<br>SCL ↑ → SDA ↓         | t <sub>SUSTA</sub> | SCK0,SCK1,<br>(SCL)                        |                                                                                                                                                                                    | 4.7                              | —                  | 0.6                              | —                 | μs   |         |
| Data hold time<br>SCL ↓ → SDA ↓ ↑                            | t <sub>HDDAT</sub> | SOT0,SOT1,<br>(SDA)<br>SCK0,SCK1,<br>(SCL) |                                                                                                                                                                                    | 0                                | 3.45* <sup>2</sup> | 0                                | 0.9* <sup>3</sup> | μs   |         |
| Data setup time<br>SDA ↓ ↑ → SCL ↑                           | t <sub>SUDAT</sub> | SOT0,SOT1,<br>(SDA)<br>SCK0,SCK1,<br>(SCL) |                                                                                                                                                                                    | 250                              | —                  | 100                              | —                 | ns   |         |
| "Stop" condition setup time<br>SCL ↑ → SDA ↑                 | t <sub>SUSTO</sub> | SOT0,SOT1,<br>(SDA)<br>SCK0,SCK1,<br>(SCL) |                                                                                                                                                                                    | 4.0                              | —                  | 0.6                              | —                 | μs   |         |
| Bus-free time between "stop" condition and "start" condition | t <sub>BUF</sub>   | —                                          |                                                                                                                                                                                    | 4.7                              | —                  | 1.3                              | —                 | μs   |         |
| Noise filter                                                 | t <sub>SP</sub>    | —                                          | —                                                                                                                                                                                  | 2t <sub>CPP</sub> * <sup>4</sup> | —                  | 2t <sub>CPP</sub> * <sup>4</sup> | —                 | ns   |         |


\*1: R and C<sub>L</sub> represent the pull-up resistance and load capacitance of the SCL and SDA output lines, respectively.

V<sub>P</sub> shows that the power-supply voltage of the pull-up resistor and I<sub>OL</sub> shows the V<sub>OL</sub> guarantee current.

\*2: The maximum t<sub>HDDAT</sub> only has to be met if the device does not extend the "L" width (t<sub>LOW</sub>) of the SCL signal.

\*3: A high-speed mode I<sup>2</sup>C bus device can be used on a standard mode I<sup>2</sup>C bus system as long as the device satisfies the requirement of "t<sub>SUDAT</sub> ≥ 250 ns".

\*4: t<sub>CPP</sub> is the peripheral clock cycle time. Adjust the clock of the bus in the surrounding to 8MHz or more when use I<sup>2</sup>C.



## (5) LIN-UART timing

• Bit setting: ESCR: SCES=0, ECCR: SCDE=0


(T<sub>A</sub>: Recommended operating conditions, V<sub>CC5</sub>=5.0V ± 10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

| Parameter                       | Symbol             | Pin name                                                                        | Conditions | Value                             |                       | Unit | Remarks                                                      |
|---------------------------------|--------------------|---------------------------------------------------------------------------------|------------|-----------------------------------|-----------------------|------|--------------------------------------------------------------|
|                                 |                    |                                                                                 |            | Min                               | Max                   |      |                                                              |
| Serial clock cycle time         | t <sub>SCYC</sub>  | SCK2,SCK3,<br>SCK4,SCK5,<br>SCK6,SCK7                                           | –          | 5t <sub>CPP</sub>                 | –                     | ns   | Internal shift clock mode:<br>C <sub>L</sub> =80pF + 1 · TTL |
| SCK ↓ →<br>SOT delay time       | t <sub>SLOVI</sub> | SCK2,SCK3,<br>SCK4,SCK5,<br>SCK6,SCK7,<br>SOT2,SOT3,<br>SOT4,SOT5,<br>SOT6,SOT7 |            | -50                               | +50                   | ns   |                                                              |
| Valid SIN →<br>SCK ↑ setup time | t <sub>IVSHI</sub> | SCK2,SCK3,<br>SCK4,SCK5,<br>SCK6,SCK7,                                          |            | t <sub>CPP</sub> +80              | –                     | ns   |                                                              |
| SCK ↑ →<br>Valid SIN hold time  | t <sub>SHIXI</sub> | SIN2,SIN3,<br>SIN4,SIN5,<br>SIN6,SIN7                                           |            | 0                                 | –                     | ns   |                                                              |
| Serial clock "L" pulse width    | t <sub>SLSH</sub>  | SCK2,SCK3,<br>SCK4,SCK5,<br>SCK6,SCK7                                           | –          | 3t <sub>CPP</sub> -t <sub>R</sub> | –                     | ns   | External shift clock mode:<br>C <sub>L</sub> =80pF + 1 · TTL |
| Serial clock "H" pulse width    | t <sub>SHSL</sub>  |                                                                                 |            | t <sub>CPP</sub> +10              | –                     | ns   |                                                              |
| SCK ↓ →<br>SOT delay time       | t <sub>SLOVE</sub> | SCK2,SCK3,<br>SCK4,SCK5,<br>SCK6,SCK7,<br>SOT2,SOT3,<br>SOT4,SOT5,<br>SOT6,SOT7 |            | –                                 | 2t <sub>CPP</sub> +60 | ns   |                                                              |
| Valid SIN →<br>SCK ↑ setup time | t <sub>IVSHE</sub> | SCK2,SCK3,<br>SCK4,SCK5,<br>SCK6,SCK7,                                          |            | 30                                | –                     | ns   |                                                              |
| SCK ↑ →<br>Valid SIN hold time  | t <sub>SHIXE</sub> | SIN2,SIN3,<br>SIN4,SIN5,<br>SIN6,SIN7                                           |            | t <sub>CPP</sub> +30              | –                     | ns   |                                                              |
| SCK fall time                   | t <sub>F</sub>     | SCK2,SCK3,<br>SCK4,SCK5,<br>SCK6,SCK7                                           |            | –                                 | 10                    | ns   |                                                              |
| SCK rise time                   | t <sub>R</sub>     |                                                                                 |            | –                                 | 40                    | ns   |                                                              |


Notes: • C<sub>L</sub> is the load capacitance applied to pins during testing.

• The maximum baud rate is limited by internal operation clock used and other parameters.  
Refer to Hardware Manual for details.

## • Internal shift clock mode



## • External shift clock mode



• Bit setting: ESCR: SCES=1, ECCR: SCDE=0

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub>=5.0V ± 10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)


| Parameter                       | Symbol             | Pin name                                                                        | Conditions | Value                             |                       | Unit | Remarks                                                    |
|---------------------------------|--------------------|---------------------------------------------------------------------------------|------------|-----------------------------------|-----------------------|------|------------------------------------------------------------|
|                                 |                    |                                                                                 |            | Min                               | Max                   |      |                                                            |
| Serial clock cycle time         | t <sub>SCYC</sub>  | SCK2,SCK3,<br>SCK4,SCK5,<br>SCK6,SCK7                                           | —          | 5t <sub>CPP</sub>                 | —                     | ns   | Internal shift clock mode:<br>C <sub>L</sub> =80pF+1 · TTL |
| SCK ↑ →<br>SOT delay time       | t <sub>SHOVI</sub> | SCK2,SCK3,<br>SCK4,SCK5,<br>SCK6,SCK7,<br>SOT2,SOT3,<br>SOT4,SOT5,<br>SOT6,SOT7 |            | -50                               | +50                   | ns   |                                                            |
| Valid SIN →<br>SCK ↓ setup time | t <sub>IVSLI</sub> | SCK2,SCK3,<br>SCK4,SCK5,<br>SCK6,SCK7,                                          |            | t <sub>CPP</sub> +80              | —                     | ns   |                                                            |
| SCK ↓ →<br>Valid SIN hold time  | t <sub>SLIXI</sub> | SIN2,SIN3,<br>SIN4,SIN5,<br>SIN6,SIN7                                           |            | 0                                 | —                     | ns   |                                                            |
| Serial clock "H" pulse width    | t <sub>SHSL</sub>  | SCK2,SCK3,<br>SCK4,SCK5,<br>SCK6,SCK7                                           | —          | 3t <sub>CPP</sub> -t <sub>R</sub> | —                     | ns   | External shift clock mode:<br>C <sub>L</sub> =80pF+1 · TTL |
| Serial clock "L" pulse width    | t <sub>SLSH</sub>  |                                                                                 |            | t <sub>CPP</sub> +10              | —                     | ns   |                                                            |
| SCK ↑ →<br>SOT delay time       | t <sub>SHOVE</sub> | SCK2,SCK3,<br>SCK4,SCK5,<br>SCK6,SCK7,<br>SOT2,SOT3,<br>SOT4,SOT5,<br>SOT6,SOT7 |            | —                                 | 2t <sub>CPP</sub> +60 | ns   |                                                            |
| Valid SIN →<br>SCK ↓ setup time | t <sub>IVSLE</sub> | SCK2,SCK3,<br>SCK4,SCK5,<br>SCK6,SCK7,                                          |            | 30                                | —                     | ns   |                                                            |
| SCK ↓ →<br>Valid SIN hold time  | t <sub>SLIXE</sub> | SIN2,SIN3,<br>SIN4,SIN5,<br>SIN6,SIN7                                           |            | t <sub>CPP</sub> +30              | —                     | ns   |                                                            |
| SCK fall time                   | t <sub>F</sub>     | SCK2,SCK3,<br>SCK4,SCK5,<br>SCK6,SCK7                                           |            | —                                 | 10                    | ns   |                                                            |
| SCK rise time                   | t <sub>R</sub>     |                                                                                 |            | —                                 | 40                    | ns   |                                                            |

Notes: • C<sub>L</sub> is the load capacitance applied to pins during testing.


- The maximum baud rate is limited by internal operation clock used and other parameters. Refer to Hardware Manual for details.

# MB91590 Series

## • Internal shift clock mode



## • External shift clock mode



• Bit setting: ESCR: SCES=0, ECCR: SCDE=1


(T<sub>A</sub>: Recommended operating conditions, V<sub>CC5</sub>=5.0V ± 10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

| Parameter                       | Symbol             | Pin name                                                                        | Conditions | Value                 |     | Unit | Remarks                                                         |
|---------------------------------|--------------------|---------------------------------------------------------------------------------|------------|-----------------------|-----|------|-----------------------------------------------------------------|
|                                 |                    |                                                                                 |            | Min                   | Max |      |                                                                 |
| Serial clock cycle time         | t <sub>SCYC</sub>  | SCK2,SCK3,<br>SCK4,SCK5,<br>SCK6,SCK7                                           | —          | 5t <sub>CPP</sub>     | —   | ns   | Internal shift clock<br>Mode:<br>C <sub>L</sub> =80pF + 1 · TTL |
| SCK ↑ →<br>SOT delay time       | t <sub>SHOVI</sub> | SCK2,SCK3,<br>SCK4,SCK5,<br>SCK6,SCK7,<br>SOT2,SOT3,<br>SOT4,SOT5,<br>SOT6,SOT7 |            | -50                   | +50 | ns   |                                                                 |
| Valid SIN →<br>SCK ↓ setup time | t <sub>IVSLI</sub> | SCK2,SCK3,<br>SCK4,SCK5,<br>SCK6,SCK7,                                          |            | t <sub>CPP</sub> +80  | —   | ns   |                                                                 |
| SCK ↓ →<br>Valid SIN hold time  | t <sub>SLIXI</sub> | SIN2,SIN3,<br>SIN4,SIN5,<br>SIN6,SIN7                                           |            | 0                     | —   | ns   |                                                                 |
| SOT →<br>SCK ↓ delay time       | t <sub>SOVLI</sub> | SCK2,SCK3,<br>SCK4,SCK5,<br>SCK6,SCK7,<br>SOT2,SOT3,<br>SOT4,SOT5,<br>SOT6,SOT7 |            | 3t <sub>CPP</sub> -70 | —   | ns   |                                                                 |

Notes: • C<sub>L</sub> is the load capacitance applied to pins during testing.

- The maximum baud rate is limited by internal operation clock used and other parameters.  
Refer to Hardware Manual for details.

• Internal shift clock mode



# MB91590 Series

• Bit setting: ESCR: SCES=1, ECCR: SCDE=1


(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub>=5.0V ± 10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

| Parameter                       | Symbol             | Pin name                                                                        | Conditions | Value                 |     | Unit | Remarks                                                    |
|---------------------------------|--------------------|---------------------------------------------------------------------------------|------------|-----------------------|-----|------|------------------------------------------------------------|
|                                 |                    |                                                                                 |            | Min                   | Max |      |                                                            |
| Serial clock cycle time         | t <sub>SCYC</sub>  | SCK2,SCK3,<br>SCK4,SCK5,<br>SCK6,SCK7                                           | —          | 5t <sub>CPP</sub>     | —   | ns   | Internal shift clock mode:<br>C <sub>L</sub> =80pF+1 · TTL |
| SCK ↓ →<br>SOT delay time       | t <sub>SLOVI</sub> | SCK2,SCK3,<br>SCK4,SCK5,<br>SCK6,SCK7,<br>SOT2,SOT3,<br>SOT4,SOT5,<br>SOT6,SOT7 |            | -50                   | +50 | ns   |                                                            |
| Valid SIN →<br>SCK ↑ setup time | t <sub>IVSHI</sub> | SCK2,SCK3,<br>SCK4,SCK5,<br>SCK6,SCK7,<br>SIN2,SIN3,<br>SIN4,SIN5,<br>SIN6,SIN7 |            | t <sub>CPP</sub> +80  | —   | ns   |                                                            |
| SCK ↑ →<br>Valid SIN hold time  | t <sub>SHIXI</sub> |                                                                                 |            | 0                     | —   | ns   |                                                            |
| SOT →<br>SCK ↑ delay time       | t <sub>SOVHI</sub> | SCK2,SCK3,<br>SCK4,SCK5,<br>SCK6,SCK7,<br>SOT2,SOT3,<br>SOT4,SOT5,<br>SOT6,SOT7 |            | 3t <sub>CPP</sub> -70 | —   | ns   |                                                            |

Notes: • C<sub>L</sub> is the load capacitance applied to pins during testing.

- The maximum baud rate is limited by internal operation clock used and other parameters.  
Refer to Hardware Manual for details.

• Internal shift clock mode




## (6) Timer input timing

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub>=5.0V ± 10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

| Parameter         | Symbol                   | Pin name                                                               | Conditions | Value      |     | Unit | Remarks |
|-------------------|--------------------------|------------------------------------------------------------------------|------------|------------|-----|------|---------|
|                   |                          |                                                                        |            | Min        | Max |      |         |
| Input pulse width | $t_{TIWH}$<br>$t_{TIWL}$ | TIN0,TIN1,<br>TIN2,TIN3,<br>ICU0 to ICU5,<br>FRCK0,FRCK1,<br>TIOA,TIOB | —          | $4t_{CPP}$ | —   | ns   |         |

### • Timer input timing




## (7) Trigger input timing

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub>=5.0V ± 10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

| Parameter         | Symbol                   | Pin name                                          | Conditions | Value      |     | Unit | Remarks      |
|-------------------|--------------------------|---------------------------------------------------|------------|------------|-----|------|--------------|
|                   |                          |                                                   |            | Min        | Max |      |              |
| Input pulse width | $t_{TRGH}$<br>$t_{TRGL}$ | INT0 to<br>INT15,<br>ADTG,<br>RX0,<br>RX1,<br>RX2 | —          | $5t_{CPP}$ | —   | ns   |              |
|                   |                          |                                                   |            | 1          | —   | μs   | At stop mode |

### • Trigger input timing




# MB91590 Series

(8) NMI input timing

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC</sub>5=5.0V ± 10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

| Parameter         | Symbol            | Pin name | Conditions | Value             |     | Unit | Remarks |
|-------------------|-------------------|----------|------------|-------------------|-----|------|---------|
|                   |                   |          |            | Min               | Max |      |         |
| Input pulse width | t <sub>NMIL</sub> | NMIX     | —          | 4t <sub>CPP</sub> | —   | ns   |         |

• NMIX input timing



## (9) Low voltage detection (External low-voltage detection)

(T<sub>A</sub>: Recommended operating conditions, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

| Parameter                             | Symbol           | Pin name      | Conditions | Value |     |     | Unit | Remarks                                                                                      |
|---------------------------------------|------------------|---------------|------------|-------|-----|-----|------|----------------------------------------------------------------------------------------------|
|                                       |                  |               |            | Min   | Typ | Max |      |                                                                                              |
| Power supply voltage range            | V <sub>CC5</sub> | VCC5          | —          | —     | —   | 5.5 | V    | Microcontroller unit                                                                         |
|                                       | V <sub>CC3</sub> | VCC3          | —          | —     | —   | 3.6 | V    | GDC unit                                                                                     |
| Detection voltage                     | V <sub>DL</sub>  | VCC5          | *1         | 3.9   | 4.1 | 4.3 | V    | When power-supply voltage falls at microcontroller unit and detection level is set initially |
|                                       |                  | VCC3          | *1         | 2.2   | 2.4 | 2.6 | V    | When power-supply voltage falls at GDC unit and detection level is set initially             |
| Hysteresis width                      | V <sub>HYS</sub> | VCC5/<br>VCC3 | —          | —     | —   | 125 | mV   | When power-supply voltage rises                                                              |
| Low voltage detection time            | T <sub>d</sub>   | —             | —          | —     | —   | 30  | μs   |                                                                                              |
| Power supply voltage fluctuation rate | —                | VCC5<br>VCC3  | —          | -2    | —   | 2   | V/ms | *2                                                                                           |

\*1: If the power supply voltage fluctuates within the time less than the low voltage detection time (T<sub>d</sub>), there is a possibility that the low-voltage detection will occur or stop after the power supply voltage passes the detection range.

\*2: In order to perform the low-voltage detection at the detection voltage (V<sub>DL</sub>), be sure to suppress fluctuation of the power supply voltage within the limits of the power supply voltage fluctuation rate.

# MB91590 Series

## (10) Low voltage detection (Internal low-voltage detection)

(T<sub>A</sub>: Recommended operating conditions, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

| Parameter                  | Symbol            | Pin name | Conditions | Value |     |     | Unit | Remarks                         |
|----------------------------|-------------------|----------|------------|-------|-----|-----|------|---------------------------------|
|                            |                   |          |            | Min   | Typ | Max |      |                                 |
| Power supply voltage range | V <sub>RDP5</sub> | VCC      | —          | —     | —   | 1.3 | V    |                                 |
| Detection voltage          | V <sub>RDL</sub>  |          | *          | 0.8   | 0.9 | 1.0 | V    | When power-supply voltage falls |
| Hysteresis width           | V <sub>RHYS</sub> |          | —          | —     | —   | 50  | mV   | When power-supply voltage rises |
| Low voltage detection time | Td                | —        | —          | —     | —   | 30  | μs   |                                 |


\*: If the fluctuation of the power supply is faster than the low voltage detection time(Td), there is a possibility to generate or release after the power supply voltage has exceeded the detection voltage range.

## (11) High current output slew rate

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC5</sub>=AV<sub>CC5</sub>=5.0V ± 10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

| Parameter              | Symbol                             | Pin name                                       | Conditions | Value |     |     | Unit | Remarks                  |
|------------------------|------------------------------------|------------------------------------------------|------------|-------|-----|-----|------|--------------------------|
|                        |                                    |                                                |            | Min   | Typ | Max |      |                          |
| Output rise /fall time | t <sub>R2</sub><br>t <sub>F2</sub> | P060 to P067,<br>P070 to P077,<br>P080 to P087 | —          | 15    | —   | 100 | ns   | load capacitance<br>85pF |

### • Slew rate output timing



# MB91590 Series


## (12) Memory controller

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC3</sub>=3.3V ± 10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)


| Parameter                           | Symbol           | Pin name             | Conditions | Value |     | Unit | Remarks |
|-------------------------------------|------------------|----------------------|------------|-------|-----|------|---------|
|                                     |                  |                      |            | Min   | Max |      |         |
| Chip Select delay time              | t <sub>cso</sub> | MEM_XCS0<br>MEM_XCS1 | —          | —     | 18  | ns   |         |
| Address delay time                  | t <sub>ao</sub>  | MEM_EA[24:0]         |            | —     | 18  | ns   |         |
| Data output delay time              | t <sub>do</sub>  | MEM_ED[15:0]         |            | —     | 18  | ns   |         |
| Data output → HiZ time              | t <sub>doz</sub> |                      |            | —     | 18  | ns   |         |
| NOR Flash data setup time           | t <sub>dsr</sub> |                      |            | 20    | —   | ns   |         |
| NOR Flash data hold time            | t <sub>dhr</sub> |                      |            | 0     | —   | ns   |         |
| NOR Flash page Read data setup time | t <sub>dsp</sub> |                      |            | 20    | —   | ns   |         |
| NOR Flash page Read data hold time  | t <sub>dhp</sub> |                      |            | 0     | —   | ns   |         |
| XRD delay time                      | t <sub>rdo</sub> | MEM_XRD              |            | —     | 18  | ns   |         |
| XWR delay time                      | t <sub>wro</sub> | MEM_XWR              |            | —     | 18  | ns   |         |

Output delay is reference clock is an internal clock. The reference clock of MEM\_RDY is an internal clock.


### • NOR Flash read timing



## • NOR Flash write timing



## • NOR Flash Page read timing



# MB91590 Series

## (13) GDC display signal

### (13-1) Clock

AC timing of video interface clock signal

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC3</sub>=3.3V ± 10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

| Parameter       | Symbol   | Pin name        | Value |     | Unit | Remarks |
|-----------------|----------|-----------------|-------|-----|------|---------|
|                 |          |                 | Min   | Max |      |         |
| DCLKI frequency | Fdclki0  | DCLKI           | –     | 54  | MHz  |         |
| DCLKI "H"width  | Thdclki0 |                 | 18    | –   | ns   |         |
| DCLKI "L"width  | Tldclki0 |                 | 18    | –   | ns   |         |
| DCLK frequency  | Tldclk0  | DCLK (internal) | –     | 54  | MHz  | *1      |
| DCLKO frequency | Fdclko0  | DCLKO           | –     | 54  | MHz  | *2      |

\*1: The internal display clock of PLL synchronous mode is generated with internal PLL of display clock prescaler.

\*2: DCLKI or PLL internal display clock is output.


Apply only DCLKI synchronous mode. (reference clock= DCLKI)

• AC timing of video interface input signal

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC3</sub>=3.3V ± 10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

| Parameter               | Symbol   | Pin name | Value |     |     | Unit  | Remarks |
|-------------------------|----------|----------|-------|-----|-----|-------|---------|
|                         |          |          | Min   | Typ | Max |       |         |
| HSYNC input setup time  | Tshsync0 | HSYNC(i) | 4     | –   | –   | ns    |         |
| HSYNC input hold time   | Thhsync0 |          | 1     | –   | –   | ns    |         |
| VSYNC input pulse width | Twvsync0 | VSYNC(i) | 1     | –   | –   | HSYNC |         |

### • Display input signal timing



## (13-2) AC Characteristics of Display Output Signal

### • Clock Mode

There are multiple clock modes for display output clocks, as shown in Table 1. The AC timing parameters vary depending on modes. The AC timing parameters are specified for each mode.

Table 1 Clock Mode for Display Output

| Setting register bit field |       |              |        | Clock mode name                          |
|----------------------------|-------|--------------|--------|------------------------------------------|
| DCM1                       | DCM3  |              |        |                                          |
| CKS                        | DCKed | DCKD         | DCKinv |                                          |
| 0                          | 0     | 0            | 0      | Built-in PLL standard mode               |
| 0                          | 0     | 0            | 1      | Built-in PLL reverse edge mode           |
| 0                          | 1     | 0            | 0      | Cannot be used.                          |
| 0                          | 1     | 0            | 1      |                                          |
| 0                          | 0     | Other than 0 | 0      | Built-in PLL delay mode                  |
| 0                          | 0     | Other than 0 | 1      | Built-in PLL reverse edge and delay mode |
| 0                          | 1     | Other than 0 | 0      | Built-in PLL both edge and delay mode    |
| 0                          | 1     | Other than 0 | 1      |                                          |
| 1                          | 0     | 0            | 0      | DCLKI input standard mode                |
| 1                          | 0     | 0            | 1      | DCLKI input reverse edge mode            |
| 1                          | 1     | 0            | 0      | Cannot be used.                          |
| 1                          | 1     | 0            | 1      |                                          |
| 1                          | 0     | Other than 0 | 0      |                                          |
| 1                          | 0     | Other than 0 | 1      |                                          |
| 1                          | 1     | Other than 0 | 0      |                                          |
| 1                          | 1     | Other than 0 | 1      |                                          |
| 1                          | 1     | Other than 0 | 1      |                                          |

## • AC Timing Parameters

This section describes parameters used for AC timing specifications. Select whether you use the DCLKO reverse edge mode, depending on the use/non-use of delay mode.

When the delay mode is not used:

Use the DCLKO reverse edge mode when the external display device (TFT) receives the signal at the rising edge of DCLKO.

Use the DCLKO standard mode when the external display device (TFT) receives the signal at the falling edge of DCLKO.

When the delay mode is used:

Use the DCLKO standard mode when the external display device (TFT) receives the signal at the rising edge of DCLKO.


Use the DCLKO reverse edge mode when the external display device (TFT) receives the signal at the falling edge of DCLKO.

Note: Clock duty ratio when the clock frequency division ratio is even or odd


AC specifications use the half-cycle of the display output clock DCLKO as a parameter. In AC specifications, the first half-cycle is indicated as  $t_{dcyc\_f}$ , and the second half-cycle is indicated as  $t_{dcyc\_l}$ . Note that clock duty ratio will not be 50%:50% when the clock frequency division ratio (specified in SC field of DCM1 register) is odd. If the clock frequency division ratio is odd, the first half-cycle  $t_{dcyc\_f}$  becomes different from the second half-cycle  $t_{dcyc\_l}$ .

Figure 1 Clock duty ratio when the clock frequency division ratio is even or odd

### • When the frequency division ratio is even



### • Example: When the frequency division ratio is odd (frequency division ratio = 3)




When the clock frequency division ratio is 5,  $t_{dcyc\_f} : t_{dcyc\_l}$  will be 2:3.

Built-in PLL reverse edge mode (DCM3.DCKinv=1)

Figure 2 shows the setup/hold definition when the external display device receives the signal at the rising edge of DCLKO.


Figure 2 Built-in PLL Reverse Edge Mode Setup/Hold Definition



Built-in PLL standard mode (DCM3.DCKinv=0)

Figure 3 shows the setup/hold definition when the external display device receives the signal at the falling edge of DCLKO.


Figure 3 Built-in PLL Standard Mode Setup/Hold Definition



Built-in PLL delay mode (DCM3.DCKinv=0)

Figure 4 shows the setup/hold definition when the external display device receives the signal at the rising edge of DCLKO. (Example: When frequency division ratio = 4)


Figure 4 Built-in PLL Delay Mode Setup/Hold Definition



Built-in PLL reverse edge and delay mode (DCM3.DCKinv=1)

Figure 5 shows the setup/hold definition when the external display device receives the signal at the falling edge of DCLKO. (Example: When frequency division ratio = 4)

Figure 5 Built-in PLL Reverse Edge and Delay Mode Setup/Hold Definition




Built-in PLL both edge and delay mode (DCM3.DCKinv=0)

Figure 6 shows the setup/hold definition when the external display device (TFT) receives the signal both at the rising edge and the falling edge of DCLKO. (Example: When frequency division ratio = 4)

Although there are two sampling locations in both edge mode; one at the rising edge and the other at the falling edge, the values of setup/hold definition are same.

Figure 6 Built-in PLL Both Edge and Delay Mode Setup/Hold Definition



## Setup/Hold Definition in Delay Mode

The delay mode is a mode realized with DCLKO delay function, and it can provide delay to DCLKO signal output itself. This can be used when both the following conditions are satisfied.

- The internal PLL is used to generate DCLKO (CKS field of DCM register = 0)
- The frequency division ratio to the internal PLL of DCLKO is 2 or more (SC field of DCM register > 0)

The delay value is set as the unit for internal PLL clock by DCKD field of DCM3 register. The meanings of DCKD setting value are shown below.

When the internal PLL  
frequency division ratio = 2

| DCKD   | Delay               |
|--------|---------------------|
| 000000 | No additional delay |
| 000100 | +1 PLL clock        |

When the internal PLL frequency  
division ratio > 2

| DCKD   | Delay               |
|--------|---------------------|
| 000000 | No additional delay |
| 000010 | +2 PLL clock        |
| 000100 | +3 PLL clock        |
| 000110 | +4 PLL clock        |
| :      | :                   |
| 111110 | +17 PLL clock       |

In delay mode,  $t_{dcyc\_f}$  and  $t_{dcyc\_l}$  are defined by the delay value above (e.g. "2" of "+2 PLL clock") as shown below.


$$t_{dcyc\_f} = \text{Delay value} \times t_{pllcy}$$

$$t_{dcyc\_l} = t_{dcyc} - t_{dcyc\_f}$$

## DCLKI Input Standard Mode (DCM3.DCKinv=0)

Figure 7 shows the setup/hold definition when the external display device (TFT) receives the signal at the falling edge of DCLKO.


Figure 7 DCLKI Input Standard Mode Setup/Hold Definition



## DCLKI Input Reverse Edge Mode (DCM3.DCKinv=1)

Figure 8 shows the setup/hold definition when the external display device (TFT) receives the signal at the rising edge of DCLKO.

Figure 8 DCLKI Input Reverse Edge Mode Setup/Hold Definition



## · AC Timing Specifications

| Parameter                | Symbol     | min.    |
|--------------------------|------------|---------|
| Display clock cycle time | $t_{dcyc}$ | 18.5 ns |

External load condition 50 pF

| Parameter  | Symbol     | DCLKO Reference edge | IO drive capability setting |                        |
|------------|------------|----------------------|-----------------------------|------------------------|
|            |            |                      | 10 mA                       | 2 mA                   |
| Setup time | $t_{dosu}$ | neg, pos *           | $t_{dcyc\_f} - 8.5ns$       | $t_{dcyc\_f} - 10.2ns$ |
| Hold time  | $t_{dohd}$ |                      | $t_{dcyc\_l} - 1.7ns$       | $t_{dcyc\_l} - 3.3ns$  |


\*: DCLKO reference edge: This is the reference clock edge for setup time and hold time.

Pos = The external display device receives the signal at the rising edge of DCLKO.

Neg = The external display device receives the signal at the falling edge of DCLKO.

# MB91590 Series


(13-3) Video capture input



| Parameter                | Symbol     | Pin name                                            | Value |      | Unit | Remarks |
|--------------------------|------------|-----------------------------------------------------|-------|------|------|---------|
|                          |            |                                                     | Min   | Max  |      |         |
| Capture input frequency  | $F_{ci}$   | CCLK                                                | –     | 81.0 | MHz  |         |
| Capture input setup time | $T_{cisu}$ | BIN7-2, GIN7-2,<br>RIN7-2,<br>HSIN, VSIN,<br>VIN7-0 | 3.0   | –    | ns   |         |
| Capture input hold time  | $T_{cihd}$ |                                                     | 0.0   | –    | ns   |         |

(14) GDC command trigger signal

| Parameter                 | Symbol | Pin name | Value |     | Unit | Remarks |
|---------------------------|--------|----------|-------|-----|------|---------|
|                           |        |          | Min   | Max |      |         |
| Input trigger pulse width | Ttrg   | CMDTRG   | 160   | —   | ns   |         |



# MB91590 Series

## 5. A/D Converter

### (1) Electrical Characteristics

(T<sub>A</sub>: Recommended operating conditions, V<sub>CC5</sub>=AV<sub>CC5</sub>=5.0V ± 10%, V<sub>SS</sub>=AV<sub>SS</sub>=0.0V)

| Parameter                     | Symbol           | Pin name    | Value                    |     |                          | Unit | Remarks                                                  |
|-------------------------------|------------------|-------------|--------------------------|-----|--------------------------|------|----------------------------------------------------------|
|                               |                  |             | Min                      | Typ | Max                      |      |                                                          |
| Resolution                    | —                | —           | —                        | —   | 10                       | bit  |                                                          |
| Total error                   | —                | —           | —                        | —   | ±3                       | LSB  |                                                          |
| Non linearity error           | —                | —           | —                        | —   | ±2.5                     | LSB  |                                                          |
| Differential linearity error  | —                | —           | —                        | —   | ±1.9                     | LSB  |                                                          |
| Zero transition voltage       | V <sub>OT</sub>  | AN0 to AN31 | AV <sub>SS</sub> -1.5LSB | —   | AV <sub>SS</sub> +2.5LSB | V    | 1LSB=<br>(AV <sub>CC</sub> -AV <sub>SS</sub> ) / 1024    |
| Full-scale transition voltage | V <sub>FST</sub> | AN0 to AN31 | AVRH5-3.5LSB             | —   | AVRH5+0.5LSB             | V    |                                                          |
| Sampling time                 | t <sub>SMP</sub> | —           | 1.2                      | —   | —                        | μs   | *1                                                       |
| Compare time                  | t <sub>CMP</sub> | —           | 1.8                      | —   | —                        | μs   | *1                                                       |
| A/D conversion time           | t <sub>CNV</sub> | —           | 3.0                      | —   | —                        | μs   | *1                                                       |
| Analog port input current     | I <sub>AIN</sub> | AN0 to AN31 | -5                       | —   | +5                       | μA   | V <sub>AVSS</sub> ≤ V <sub>AIN</sub> ≤ V <sub>AVCC</sub> |
| Analog input voltage          | V <sub>AIN</sub> | AN0 to AN31 | AV <sub>SS</sub>         | —   | AVRH5                    | V    |                                                          |
| Reference voltage             | AVRH             | AVRH5       | 4.5                      | —   | 5.5                      | V    | AVRH5 ≤ AV <sub>CC5</sub>                                |
|                               | AVRL             | AVSS        | —                        | 0.0 | —                        | V    |                                                          |
| Power supply current          | I <sub>A</sub>   | AVCC        | —                        | —   | 4.0                      | mA   |                                                          |
|                               | I <sub>AH</sub>  |             | —                        | —   | 6.0                      | μA   | *2                                                       |
|                               | I <sub>R</sub>   | AVRH5       | —                        | 600 | 900                      | μA   |                                                          |
|                               | I <sub>RH</sub>  |             | —                        | —   | 5                        | μA   | *2                                                       |
| Variation between channels    | —                | AN0 to AN31 | —                        | —   | 4                        | LSB  |                                                          |


\*1: Time for each channel.

\*2: Power supply current (V<sub>CC</sub> = AV<sub>CC</sub> = 5.0 V) is specified if A/D converter is not operating and CPU is stopped.

Note: Be sure to use the clock with a frequency between 8MHz and 17MHz for the ADC compare clock in order to ensure its accuracy.

## (2) Definition of A/D Converter Terms

|                              |                                                                                                                                                                                                                              |
|------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Resolution                   | : Analog variation that is recognized by an A/D converter.                                                                                                                                                                   |
| Non linearity error          | : Deviation of the actual conversion characteristics from a straight line that connects the zero transition point ("00 0000 0000" ← → "00 0000 0001") to the full-scale transition point ("111111 1110" ← → "11 1111 1111"). |
| Differential linearity error | : Deviation of the input voltage from the ideal value that is required to change the output code by 1LSB.                                                                                                                    |
| Total error                  | : Difference between the actual value and the theoretical value. The total error includes zero transition error, full-scale transition error, and non linearity error.                                                       |



$$\text{Total error of digital output } N = \frac{V_{NT} - \{1\text{LSB}\} \times (N - 1) + 0.5\text{LSB}}{1\text{LSB}} \quad [\text{LSB}]$$


$$1\text{LSB (Ideal value)} = \frac{\text{AVRH5} - \text{AVSS}}{1024} \quad [\text{V}]$$

N: A/D converter digital output value.

V<sub>OT</sub> (Ideal value) = AVSS + 0.5 LSB[V]

V<sub>FST</sub> (Ideal value) = AVRH5 - 1.5 LSB[V]

V<sub>NT</sub>: Voltage at which the digital output changes from (N - 1) to N.




### (3) Notes on Using A/D Converter

<About the output impedance of the analog input of external circuit>

- External impedance values of the external input of 4.2 kΩ or lower (sampling time = 1.2 μs@ machine clock of 16 MHz) are recommended. When the external impedance is too high, the sampling time for analog voltages may not be sufficient. In this case, it is recommended to connect the capacitor (approx. 0.1 μF) to the analog input pin.

#### • Analog input circuit model



Note: Listed values must be considered as reference values.

## 6. Flash memory

### (1) Electrical Characteristics

| Parameter                                       | Value                                                                                   |     |      | Unit | Remarks                                                                                                  |
|-------------------------------------------------|-----------------------------------------------------------------------------------------|-----|------|------|----------------------------------------------------------------------------------------------------------|
|                                                 | Min                                                                                     | Typ | Max  |      |                                                                                                          |
| Sector erase time                               | –                                                                                       | 200 | 800  | ms   | 8 Kbyte sector* <sup>1</sup> ,<br>excluding internal<br>preprogramming time                              |
|                                                 | –                                                                                       | 300 | 1100 | ms   | 8 Kbyte sector* <sup>1</sup> ,<br>including internal<br>preprogramming time                              |
|                                                 | –                                                                                       | 400 | 2000 | ms   | 64 Kbyte sector* <sup>1</sup> ,<br>excluding internal<br>preprogramming time                             |
|                                                 | –                                                                                       | 700 | 3700 | ms   | 64 Kbyte sector* <sup>1</sup> ,<br>including internal<br>preprogramming time                             |
| 8-bit writing time                              | –                                                                                       | 9   | 288  | μs   | Exclusive of overhead time at<br>system level* <sup>1</sup>                                              |
| 16-bit writing time                             | –                                                                                       | 12  | 384  | μs   | Exclusive of overhead time at<br>system level* <sup>1</sup>                                              |
| ECC writing time                                | –                                                                                       | 9   | 288  | μs   | Exclusive of overhead time at<br>system level* <sup>1</sup>                                              |
| Erase cycle* <sup>2</sup> /<br>Data retain time | 1,000 cycles/<br>20 years,<br>10,000 cycles/<br>10 years,<br>100,000 cycles/<br>5 years | –   | –    | –    | Temperature at writing/erasing<br>T <sub>j</sub> <+105°C,<br>Average T <sub>A</sub> =+85°C* <sup>3</sup> |

\*1: The guaranteed value for erasure up to 100,000 cycles.

\*2: Number of erase cycles for each sector.

\*3: This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at + 85°C).

### (2) Notes

While the Flash memory is written, shutdown of the external power (Vcc5) is prohibited.

In the application system where Vcc5 might be shut down while writing, be sure to turn the power off by using an external voltage detector.

To put it concretely, after the external power supply voltage falls below the detection voltage (V<sub>DL</sub>\*<sup>1</sup>), hold Vcc5 at 2.7V or more within the duration calculated by the following expression:

$$Td^{*1}[\mu s] + (\text{period of PCLK} [\mu s] \times 257) + 50 [\mu s]$$

\*1: See "4.AC Characteristics (9) Low-voltage detection (External low-voltage detection) "


# MB91590 Series


## ■ ORDERING INFORMATION

| Part number         | Package                                |
|---------------------|----------------------------------------|
| MB91F591BPMC-GSE1   | 208-pin plastic LQFP<br>(FPT-208P-M06) |
| MB91F591BSPMC-GSE1  |                                        |
| MB91F591BHPMC-GSE1  |                                        |
| MB91F591BHSPMC-GSE1 |                                        |
| MB91F592BPMC-GSE1   |                                        |
| MB91F592BSPMC-GSE1  |                                        |
| MB91F592BHPMC-GSE1  |                                        |
| MB91F592BHSPMC-GSE1 |                                        |
| MB91F594BPMC-GSE1   |                                        |
| MB91F594BSPMC-GSE1  |                                        |
| MB91F594BHPMC-GSE1  |                                        |
| MB91F594BHSPMC-GSE1 |                                        |

## ■ PACKAGE DIMENSIONS

### ● Dimension of LQFP-208(FPT-208P-M06)


|                                                                                                                                     |                                |                       |
|-------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|-----------------------|
|  <p>208-pin plastic LQFP</p> <p>(FPT-208P-M06)</p> | Lead pitch                     | 0.50 mm               |
|                                                                                                                                     | Package width × package length | 28.0 × 28.0 mm        |
|                                                                                                                                     | Lead shape                     | Gullwing              |
|                                                                                                                                     | Sealing method                 | Plastic mold          |
|                                                                                                                                     | Mounting height                | 1.70 mm MAX           |
|                                                                                                                                     | Weight                         | 2.55 g                |
|                                                                                                                                     | Code (Reference)               | P-LFQFP208-28×28-0.50 |




Please check the latest package dimension at the following URL.  
<http://edevice.fujitsu.com/package/en-search/>

# MB91590 Series

## ● Dimension of HQFP-208(FPT-208P-M04)(Under consideration)

|                                                                                                                                            |                                |                          |
|--------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|--------------------------|
| <div>208-pin plastic QFP</div>  <div>(FPT-208P-M04)</div> | Lead pitch                     | 0.50 mm                  |
|                                                                                                                                            | Package width × package length | 28.0 mm × 28.0 mm        |
|                                                                                                                                            | Lead shape                     | Gullwing                 |
|                                                                                                                                            | Sealing method                 | Plastic mold             |
|                                                                                                                                            | Mounting height                | 3.95 mm MAX              |
|                                                                                                                                            | Weight                         | 5.71g                    |
|                                                                                                                                            | Remark                         | Low heat resistance type |



Please check the latest package dimension at the following URL.  
<http://edevice.fujitsu.com/package/en-search/>

## ■ MAJOR CHANGES IN THIS EDITION

| Page | Section | Page Change Results (See this data sheet for the detail.)         |
|------|---------|-------------------------------------------------------------------|
| -    | -       | Contact the sales representative for the detail of changed parts. |

**MEMO**

**MEMO**

# MB91590 Series

## FUJITSU SEMICONDUCTOR LIMITED

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome,  
Kohoku-ku Yokohama Kanagawa 222-0033, Japan

Tel: +81-45-415-5858

<http://jp.fujitsu.com/fsl/en/>

*For further information please contact:*

### North and South America

FUJITSU SEMICONDUCTOR AMERICA, INC.  
1250 E. Arques Avenue, M/S 333  
Sunnyvale, CA 94085-5401, U.S.A.  
Tel: +1-408-737-5600 Fax: +1-408-737-5999  
<http://us.fujitsu.com/micro/>

### Asia Pacific

FUJITSU SEMICONDUCTOR ASIA PTE. LTD.  
151 Lorong Chuan,  
#05-08 New Tech Park 556741 Singapore  
Tel : +65-6281-0770 Fax : +65-6281-0220  
<http://sg.fujitsu.com/semiconductor/>

### Europe

FUJITSU SEMICONDUCTOR EUROPE GmbH  
Pittlerstrasse 47, 63225 Langen, Germany  
Tel: +49-6103-690-0 Fax: +49-6103-690-122  
<http://emea.fujitsu.com/semiconductor/>

FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD.  
30F, Kerry Parkside, 1155 Fang Dian Road,  
Pudong District, Shanghai 201204, China  
Tel : +86-21-6146-3688 Fax : +86-21-6146-3660  
<http://cn.fujitsu.com/fss/>

### Korea

FUJITSU SEMICONDUCTOR KOREA LTD.  
902 Kosmo Tower Building, 1002 Daechi-Dong,  
Gangnam-Gu, Seoul 135-280, Republic of Korea  
Tel: +82-2-3484-7100 Fax: +82-2-3484-7111  
<http://kr.fujitsu.com/fsk/>

FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD.  
10/F., World Commerce Centre, 11 Canton Road,  
Tsimshatsui, Kowloon, Hong Kong  
Tel : +852-2377-0226 Fax : +852-2376-3269  
<http://cn.fujitsu.com/fsp/>

Specifications are subject to change without notice. For further information please contact each office.

### All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU SEMICONDUCTOR device; FUJITSU SEMICONDUCTOR does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU SEMICONDUCTOR assumes no liability for any damages whatsoever arising out of the use of the information. Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU SEMICONDUCTOR or any third party or does FUJITSU SEMICONDUCTOR warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU SEMICONDUCTOR assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU SEMICONDUCTOR will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.