8-bit Microcontrollers

CMOS

F²MC-8FX MB95160MA Series

MB95168MA/F168MA/F168NA/F168JA/ MB95FV100D-103

DESCRIPTION

The MB95160MA series is general-purpose, single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers contain a variety of peripheral functions.

Note : F²MC is the abbreviation of FUJITSU Flexible Microcontroller.

■ FEATURE

• F²MC-8FX CPU core

Instruction set optimized for controllers

- Multiplication and division instructions
- 16-bit arithmetic operations
- Bit test branch instruction
- Bit manipulation instructions etc.
- Clock
 - Main clock
 - Main PLL clock
 - Sub clock
 - Sub PLL clock

(Continued)

For the information for microcontroller supports, see the following web site.

This web site includes the **"Customer Design Review Supplement"** which provides the latest cautions on system development and the minimal requirements to be checked to prevent problems before the system development.

http://edevice.fujitsu.com/micom/en-support/



- Timer
 - + 8/16-bit compound timer $\times\,2$ channels
 - Can be used to interval timer, PWC timer, PWM timer and input capture.
 - 8/16-bit PPG × 2 channels
 - 16-bit PPG × 1 channel
 - Time-base timer \times 1 channel
 - Watch prescaler \times 1 channel
- LIN-UART \times 1 channel
 - LIN function, clock asynchronous (UART) or clock synchronous (SIO) serial data transfer capable
 - Full duplex double buffer
- UART/SIO \times 1 channel
 - Clock asynchronous (UART) or clock synchronous (SIO) serial data transfer capable
 - Full duplex double buffer
- $I^2C \times 1$ channel
 - Built-in wake-up function
- \bullet External interrupt $\times\,8$ channels
 - Interrupt by edge detection (rising, falling, or both edges can be selected)
 - Can be used to recover from low-power consumption (standby) modes.
- \bullet 8/10-bit A/D converter \times 8 channels
 - 8-bit or 10-bit resolution can be selected.
- LCD controller (LCDC)
 - 32 SEG × 4 COM (Max 128 pixels)
 - With blinking function
- Low-power consumption (standby) mode
 - Stop mode
 - Sleep mode
 - · Watch mode
 - Time-base timer mode
- I/O port
 - The number of maximum ports : Max 52
 - Port configuration
 - General-purpose I/O ports (N-ch open drain) : 2 ports
 - General-purpose I/O ports (CMOS) : 50 ports
- Programmable input voltage levels of port
- Automotive input level / CMOS input level / hysteresis input level
- Flash memory security function (Flash memory product only)
 - Protects the content of Flash memory

■ PRODUCT LINEUP

Par	Part number rameter	MB95168MA	MB95F168MA	MB95F168NA	MB95F168JA	
Туре		Mask ROM Flash memory product			et	
ROM capacity		60 Kbytes				
RAM capacity		2 Kbytes				
Res	set output	Yes/No selectable	Y	es	No	
	Clock system		Dual	clock		
Option*	Low voltage detection reset	Yes/No selectable	No	Ye	es	
Ō	Clock supervisor	Yes/No selectable	Ν	lo	Yes	
CPU functions		Interrupt processing	: 1 t : 1, n execution time : 61 16. g time : 0.6 16	o 3 bytes 8, and 16 bits .5 ns (at machine clo .25 MHz) δ μs (at machine cloc .25 MHz)		
	Ports (Max 52 ports)	General-purpose I/O port (N-ch open drain) : 2 ports General-purpose I/O port (CMOS) : 50 ports Programmable input voltage levels of port : Automotive input level / CMOS input level / hysteresis input level				
	Time-base timer (1 channel)	Interrupt cycle : 0.5 ms, 2.1 ms, 8.2 ms, 32.8 ms (at main oscillation clock 4 MHz)				
	Watchdog timer	Reset generated cycle At main oscillation clock 10 MHz : Min 105 ms At sub oscillation clock 32.768 kHz (for dual clock product) : Min 250 ms				
	Wild register	Capable of replacing 3 bytes of ROM data				
Peripheral functions	l ² C (1 channel)	Master/slave sending and receiving Bus error function and arbitration function Detecting transmitting direction function Start condition repeated generation and detection functions Built-in wake-up function				
Periphe	UART/SIO (1 channel)	Data transfer capable in UART/SIO Full duplex double buffer, variable data length (5/6/7/8-bit), built-in baud rate generator NRZ type transfer format, error detected function LSB-first or MSB-first can be selected. Clock synchronous (SIO) or clock asynchronous (UART) serial data transfer ca- pable				
	LIN-UART (1 channel)	Dedicated reload timer allowing a wide range of communication speeds to be se Full duplex double buffer. Capable of serial data transfer synchronous or asynchronous to clock signal. LIN functions available as the LIN master or LIN slave.				
	8/10-bit A/D converter (8 channels)	8-bit or 10-bit resolution can be selected.				

(Continued)

Pa	Part number	MB95168MA	MB95F168MA	MB95F168NA	MB95F168JA			
	LCD controller (LCDC)	$32 \text{ SEG} \times 4 \text{ COM}$: Duty LCD mode Operable in LCD sta With blinking function	SEG output : 32 (Max) LCD drive power supply (bias) pin : 4 32 SEG × 4 COM : 128 pixels can be displayed.					
unctions	8/16-bit compound timer (2 channels)	× 1 channel". Built-in timer functio wave form output	Built-in timer function, PWC function, PWM function, capture function, and square					
Peripheral functions	16-bit PPG (1 channel)	PWM mode or one-shot mode can be selected. Counter operating clock : Eight selectable clock sources Support for external trigger start						
Ре	8/16-bit PPG (2 channels)	Each channel of the PPG can be used as "8-bit PPG \times 2 channels" or "16-bit PPG \times 1 channel". Counter operating clock : Eight selectable clock sources						
	Watch counter	Count clock : Four selectable clock sources (125 ms, 250 ms, 500 ms, or 1 s) Counter value can be set from 0 to 63. (Capable of counting for 1 minute when selecting clock source 1 second and setting counter value to 60)						
	Watch prescaler (1 channel)	4 selectable interval times (125 ms, 250 ms, 500 ms, or 1 s)						
External interrupt (8 channels) Interrupt by edge detection (rising, falling, or both edges can be see Can be used to recover from standby modes.		be selected.)						
Flash memory		Supports automatic programming, Embedded Algorithm Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Number of write/erase cycles (Minimum) : 10000 times Data retention time: 20 years Erase can be performed on each block Block protection with external programming voltage Flash Security Feature for protecting the content of the Fla		mmands hm : 10000 times ing voltage				
Sta	ndby mode	Sleep, stop, watch, and time-base timer						

* : For details of option, refer to "■ MASK OPTION".

Note : Part number of evaluation product in MB95160MA series is MB95FV100D-103. When using it, the MCU board (MB2146-303A-E) is required.



■ OSCILLATION STABILIZATION WAIT TIME

The initial value of the main clock oscillation stabilization wait time is fixed to the maximum value. The maximum value is shown as follows.

Oscillation stabilization wait time	Remarks
(2 ¹⁴ -2) /Есн	Approx. 4.10 ms (at main oscillation clock 4 MHz)

■ PACKAGES AND CORRESPONDING PRODUCTS

Part number Package	MB95168MA	MB95F168MA/ F168NA/F168JA	MB95FV100D-103
FPT-64P-M23	0	0	×
FPT-64P-M24	0	0	×
BGA-224P-M08	×	×	0

 \bigcirc : Available

 \times : Unavailable

■ DIFFERENCES AMONG PRODUCTS AND NOTES ON SELECTING PRODUCTS

• Notes on Using Evaluation Products

The evaluation product has not only the functions of the MB95160MA series but also those of other products to support software development for multiple series and models of the F²MC-8FX family. The I/O addresses for peripheral resources not used by the MB95160MA series are therefore access-barred. Read/write access to these access-barred addresses may cause peripheral resources supposed to be unused to operate, resulting in unexpected malfunctions of hardware or software.

Particularly, do not use word access to odd numbered byte address in the prohibited areas (If these access are used, the address may be read or written unexpectedly).

Also, as the read values of prohibited addresses on the evaluation product are different to the values on the Flash memory products or Mask ROM products, do not use these values in the program.

The functions corresponding to certain bits in single-byte registers may not be supported depending on the type of Flash memory products and Mask ROM products. However, reading or writing to these bits will not cause malfunction of the hardware. Also, the products with either evaluation, Flash memory or Mask ROM are designed to have the same operation in software and hardware.

• Difference of Memory Spaces

If the amount of memory on the evaluation product is different from that of the Flash memory and Mask ROM products, carefully check the difference in the amount of memory from the model to be actually used when developing software.

For details of memory space, refer to "■ CPU CORE".

• Current Consumption

Current in Flash memory products is consumed more than Mask ROM products. For details of current consumption, refer to "ELECTRICAL CHARACTERISTICS".


Package

For details of information on each package, refer to "■ PACKAGES AND CORRESPONDING PRODUCTS" and "■ PACKAGE DIMENSIONS".

• Operating voltage

The operating voltage is different among the evaluation, Flash memory products and Mask ROM products. For details of operating voltage, refer to "■ ELECTRICAL CHARACTERISTICS"

■ PIN ASSIGNMENT



■ PIN DESCRIPTION

Pin no.	Pin name	I/O circuit type*1	Function	
1	AVcc	—	A/D converter power supply pin	
2	AVR	_	A/D converter reference input pin	
3	P14/PPG0		General-purpose I/O port. The pin is shared with 16-bit PPG ch.0 output.	
4	P13/TRG0/ ADTG	н	General-purpose I/O port. The pin is shared with 16-bit PPG ch.0 trigger input (TRG0) and A/D converter trigger input (ADTG) .	
5	P12/UCK0		General-purpose I/O port. The pin is shared with UART/SIO ch.0 clock I/O.	
6	P11/UO0	-	General-purpose I/O port. The pin is shared with UART/SIO ch.0 data output.	
7	P10/UI0	G	General-purpose I/O port. The pin is shared with UART/SIO ch.0 data input.	
8	P24/EC0/ SDA0		General-purpose I/O port. The pin is shared with 8/16-bit compound timer ch.0 clock input (EC0) and I ² C ch.0 data I/O (SDA0) .	
9	P23/TO01/ SCL0		General-purpose I/O port. The pin is shared with 8/16-bit compound timer ch.0 output (TO01) and I ² C ch.0 clock I/O (SCL0) .	
10	P22/TO00		General-purpose I/O port. The pin is shared with 8/16-bit compound timer ch.0 output.	
11	P21/PPG01	н	General-purpose I/O port. The pin is shared with 8/16-bit PPG ch.0 output.	
12	P20/PPG00		General-purpose I/O port. The pin is shared with 8/16-bit PPG ch.0 output.	
13	MOD	В	Operating mode designation pin	
14	X0	A	Main clock oscillation pins	
15	X1	A	Main clock oscillation pins	
16	Vss	—	Power supply pin (GND)	
17	Vcc	_	Power supply pin	
18	С	[_	Capacitor connection pin	
19	X1A	•	Sub cleak accillation ning (20 kHz)	
20	X0A	A	Sub clock oscillation pins (32 kHz)	
21	RST	B'	Reset pin	
22	P90/V3			
23	P91/V2		General-purpose I/O ports.	
24	P92/V1	R	The pins are shared with power supply pin for LCDC drive.	
25	P93/V0	1		



Pin no.	Pin name	I/O circuit type*1	Function	
26	P94	S	General-purpose I/O ports.	
27	P95*2	3		
28	PA0/COM0			
29	PA1/COM1	М	General-purpose I/O ports.	
30	PA2/COM2		The pins are shared with LCDC COM output (COM0 to COM3).	
31	PA3/COM3			
32	PB0/SEG00			
33	PB1/SEG01			
34	PB2/SEG02			
35	PB3/SEG03	м	General-purpose I/O ports.	
36	PB4/SEG04	IVI	The pins are shared with LCDC SEG output (SEG00 to SEG07).	
37	PB5/SEG05			
38	PB6/SEG06			
39	PB7/SEG07			
40	PC0/SEG08			
41	PC1/SEG09			
42	PC2/SEG10			
43	PC3/SEG11		General-purpose I/O ports.	
44	PC4/SEG12	M	The pins are shared with LCDC SEG output (SEG08 to SEG15).	
45	PC5/SEG13			
46	PC6/SEG14	-		
47	PC7/SEG15			
48	P60/SEG16/ PPG10		General-purpose I/O ports.	
49	P61/SEG17/ PPG11		The pins are shared with LCDC SEG output (SEG16, SEG17) and 8/16-bit PPG ch.1 output (PPG10, PPG11) .	
50	P62/SEG18/ TO10		General-purpose I/O port. The pin is shared with LCDC SEG output (SEG18) and 8/16-bit compound timer ch.1 output (TO10).	
51	P63/SEG19/ TO11	M	General-purpose I/O port. The pin is shared with LCDC SEG output (SEG19) and 8/16-bit compound timer ch.1 output (TO11).	
52	P64/SEG20/ EC1		General-purpose I/O port. The pin is shared with LCDC SEG output (SEG20) and 8/16-bit compound timer ch.1 clock input (EC1).	
53	P65/SEG21/ SCK		General-purpose I/O port. The pin is shared with LCDC SEG output (SEG21) and LIN-UART clock I/O (SCK) .	
54	P66/SEG22/ SOT		General-purpose I/O port. The pin is shared with LCDC SEG output (SEG22) and LIN-UART data output (SOT).	

(Continued)


Pin no.	Pin name	I/O circuit type*1	Function	
55	P67/SEG23/ SIN	N	General-purpose I/O port. The pin is shared with LCDC SEG output (SEG23) and LIN-UART data input (SIN) .	
56	P07/INT07/ AN07/SEG24			
57	P06/INT06/ AN06/SEG25			
58	P05/INT05/ AN05/SEG26	F		
59	P04/INT04/ AN04/SEG27			General-purpose I/O ports. The pins are shared with external interrupt input (INT00 to INT07),
60	P03/INT03/ AN03/SEG28			A/D analog input (AN00 to AN07) and LCDC SE
61	P02/INT02/ AN02/SEG29			
62	P01/INT01/ AN01/SEG30			
63	P00/INT00/ AN00/SEG31			
64	AVss		Power supply pin (GND) of A/D converter	

*1 : Refer to "
I/O CIRCUIT TYPE" for details on the I/O circuit types.

*2 : When using P07 for segment output (SEG24) of LCDC, P95 can not be used as an output port. It can be used only as an input port.

FUÏTSU

■ I/O CIRCUIT TYPE



Туре	Circuit	Remarks
H	P-ch P-ch P-ch P-ch P-ch P-ch P-ch Digital outpu M-ch Hysteresis in	ut
	Standby control	npu
I	Digital output	 N-ch open drain output CMOS input Hysteresis input Automotive input
	Standby control	-
М	Digital output	 CMOS output LCD output Hysteresis input Automotive input
	LCD control Standby control	
N	Digital output	 CMOS output LCD output CMOS input Hysteresis input Automotive input
	LCD control Standby control	



(Contii	ontinued)				
Туре	Circuit	Remarks			
R	P-ch Digital output Digital output N-ch LCD built-in internal split resistor I/O	 CMOS output LCD power supply Hysteresis input Automotive input 			
	Standby control				
S	Digital output Digital output Digital output	 CMOS output LCD power supply Hysteresis input Automotive input 			
	Standby control				



■ HANDLING DEVICES

• Preventing Latch-up

Care must be taken to ensure that maximum voltage ratings are not exceeded when they are used.

Latch-up may occur on CMOS ICs if voltage higher than $V_{\rm CC}$ or lower than $V_{\rm SS}$ is applied to input and output pins

other than medium- and high-withstand voltage pins or if higher than the rating voltage is applied between $V_{\rm CC}$ pin and $V_{\rm SS}$ pin.

When latch-up occurs, power supply current increases rapidly and might thermally damage elements.

• Stable Supply Voltage

Supply voltage should be stabilized.

A sudden change in power-supply voltage may cause a malfunction even within the guaranteed operating range of the Vcc power-supply voltage.

For stabilization, in principle, keep the variation in Vcc ripple (p-p value) in a commercial frequency range (50/60 Hz) not to exceed 10% of the standard Vcc value and suppress the voltage variation so that the transient variation rate does not exceed 0.1 V/ms during a momentary change such as when the power supply is switched.

• Precautions for Use of External Clock

Even when an external clock is used, oscillation stabilization wait time is required for power-on reset, wakeup from sub clock mode or stop mode.

• Serial communication

There is a possibility to receive wrong data due to noise or other causes on the serial communication.

Therefore, design a printed circuit board so as to avoid noise.

Consider receiving of wrong data when designing the system. For example apply a checksum and retransmit the data if an error occurs.

PIN CONNECTION

• Treatment of Unused Pin

Leaving unused input pins unconnected can cause abnormal operation or latch-up, leaving to permanent damage. Unused input pins should always be pulled up or down through resistance of at least 2 k Ω . Any unused input/output pins may be set to output mode and left open, or set to input mode and treated the same as unused input pins. If there is unused output pin, make it to open.

• Power Supply Pins

In products with multiple V_{cc} or V_{ss} pins, the pins of the same potential are internally connected in the device to avoid abnormal operations including latch-up. However, you must connect the pins to external power supply and a ground line to lower the electro-magnetic emission level, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with the Vcc and Vss pins of this device at the low impedance.

It is also advisable to connect a ceramic bypass capacitor of approximately 0.1 μF between V_{CC} and V_{SS} pins near this device.


• Mode Pin (MOD)

Connect the MOD pin directly to $V\mbox{cc}$ or $V\mbox{ss}.$

To prevent the device unintentionally entering test mode due to noise, lay out the printed circuit board so as to minimize the distance from the MOD pin to V_{CC} or V_{SS} and to provide a low-impedance connection.

• C Pin

Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. A bypass capacitor of V_{CC} pin must have a capacitance value higher than Cs. For connection of smoothing capacitor Cs, refer to the diagram below.



• Analog Power Supply

Always set the same potential to AV_{CC} and V_{CC} pins. When $V_{CC} > AV_{CC}$, the current may flow through the AN00 to AN07 pins.

• Treatment of Power Supply Pins on A/D Converter

Connect to be $AV_{CC} = V_{CC}$ and $AV_{SS} = AVR = V_{SS}$ even if the A/D converter is not in use.

Noise riding on the AV_{cc} pin may cause accuracy degradation. So, connect approx. 0.1 μ F ceramic capacitor as a bypass capacitor between AV_{cc} and AV_{ss} pins in the vicinity of this device.

PROGRAMMING FLASH MEMORY MICROCONTROLLERS USING PARALLEL PROGRAMMER

• Supported Parallel Programmers and Adapters

The following table lists supported parallel programmers and adapters.

Package	Applicable adapter model	Parallel programmers
FPT-64P-M23	TEF110-95F168HPMC	AF9708 (Ver 02.35G or more)
FPT-64P-M24	TEF110-95F168HPMC1	AF9709/B (Ver 02.35G or more) AF9723+AF9834 (Ver 02.08E or more)

Note : For information on applicable adapter models and parallel programmers, contact the following: Flash Support Group, Inc. TEL: +81-53-428-8380

• Sector Configuration

The individual sectors of Flash memory correspond to addresses used for CPU access and programming by the parallel programmer as follows:


Flash memory	CPU address	Programmer address*	
60 Kbytes	<u>1000н</u>	<u>11000н</u>	
	FFFF _H	<u>1FFFF_</u>	
*: Programmer addresses are corresponding to CPU addresses, used when the parallel programs programs data into Flash memory. These programmer addresses are used for the parallel programmer to program or erase data Flash memory.			

• Programming Method

- 1) Set the type code of the parallel programmer to 17222.
- 2) Load program data to programmer addresses 11000_H to 1FFFFH.
- 3) Programmed by parallel programmer




BLOCK DIAGRAM



CPU CORE

1. Memory space

Memory space of the MB95160MA series is 64 Kbytes and consists of I/O area, data area, and program area. The memory space includes special-purpose areas such as the general-purpose registers and vector table. Memory map of the MB95160MA series is shown below.




2. Register

The MB95160MA series has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The dedicated registers are as follows:

Program counter (PC)	: A 16-bit register to indicate locations where instructions are stored.
Accumulator (A)	: A 16-bit register for temporary storage of arithmetic operations. In the case of an 8-bit data processing instruction, the lower 1 byte is used.
Temporary accumulator (T)	: A 16-bit register which performs arithmetic operations with the accumulator. In the case of an 8-bit data processing instruction, the lower 1 byte is used.
Index register (IX)	: A 16-bit register for index modification.
Extra pointer (EP)	: A 16-bit pointer to point to a memory address.
Stack pointer (SP)	: A 16-bit register to indicate a stack area.
Program status (PS)	: A 16-bit register for storing a register bank pointer, a direct bank pointer, and a condition code register.

PC		: Program counter	Initial Value FFFD _H
AH	AL	: Accumulator	0000н
ТН	TL	: Temporary accumulator	0000н
l)	<	: Index register	0000н
E	P	: Extra pointer	0000н
S	P	: Stack pointer	0000н
PS		: Program status	0030н

The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and a direct bank pointer (DP) and the lower 8 bits for use as a condition code register (CCR). (Refer to the diagram below.)



The RP indicates the address of the register bank currently being used. The relationship between the content of RP and the real address conforms to the conversion rule illustrated below:

Rule for Conversion of Actual Addresses in the General-purpose Register Area																
										RP	upp	er		OP c	ode	lower
	"0"	"0"	"0"	"0"	"0"	"0"	"0"	"1"	R4	R3	R2	R1	R0	b2	b1	b0
	¥	¥	¥	¥	¥	¥	¥	¥	+	¥	¥	¥	¥	¥	¥	+
Generated address	A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0

The DP specifies the area for mapping instructions (16 different instructions such as MOV A, dir) using direct addresses to 0080H to 00FFH.

Direct bank pointer (DP2 to DP0)	Specified address area	Mapping area
XXX _B (no effect to mapping)	0000н to 007Fн	0000н to 007Fн (without mapping)
000 _B (initial value)		0080н to 00FFн (without mapping)
001в		0100н to 017Fн
010в		0180н to 01FFн
011в	0080н to 00FFн	0200н to 027Fн
100в		0280н to 02FFн
101в		0300н to 037Fн
110 _B		0380н to 03FFн
111в		0400н to 047Fн

The CCR consists of the bits indicating arithmetic operation results or transfer data contents and the bits that control CPU operations at interrupt.

- H flag : Set to "1" when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared to "0" otherwise. This flag is for decimal adjustment instructions.
- I flag : Interrupt is enabled when this flag is set to "1". Interrupt is disabled when this flag is set to "0". The flag is set to "0" when reset.
- IL1, IL0 : Indicates the level of the interrupt currently enabled. Processes an interrupt only if its request level is higher than the value indicated by these bits.


IL1	IL0	Interrupt level	Priority
0	0	0	High
0	1	1	≜
1	0	2	ļ
1	1	3	Low (no interruption)

- N flag : Set to "1" if the MSB is set to "1" as the result of an arithmetic operation. Cleared to "0" when the bit is set to "0".
- Z flag : Set to "1" when an arithmetic operation results in "0". Cleared to "0" otherwise.
- V flag : Set to "1" if the complement on 2 overflows as a result of an arithmetic operation. Cleared to "0" otherwise.
- C flag : Set to "1" when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared to "0" otherwise. Set to the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided:

General-purpose registers: 8-bit data storage registers

The general-purpose registers are 8 bits and located in the register banks on the memory. 1-bank contains 8-register. Up to a total of 32 banks can be used on the MB95160MA series. The bank currently in use is specified by the register bank pointer (RP), and the lower 3 bits of OP code indicates the general-purpose register 0 (R0) to general-purpose register 7 (R7).



■ I/O MAP

Address	Register abbreviation	R/W	Initial value	
0000н	PDR0	Port 0 data register	R/W	0000000в
0001 н	DDR0	Port 0 direction register	R/W	0000000в
0002н	PDR1	Port 1 data register	R/W	0000000в
0003н	DDR1	Port 1 direction register	R/W	0000000в
0004н		(Disabled)		_
0005н	WATR	Oscillation stabilization wait time setting register	R/W	11111111в
0006н	PLLC	PLL control register	R/W	0000000в
0007н	SYCC	System clock control register	R/W	1010X011в
0008 H	STBC	Standby control register	R/W	0000000в
0009н	RSRR	Reset factor register	R/W	XXXXXXXX
000Ан	TBTC	Time-base timer control register	R/W	0000000в
000Bн	WPCR	Watch prescaler control register	R/W	0000000в
000Cн	WDTC	Watchdog timer control register	R/W	0000000в
000Dн		(Disabled)		_
000Eн	PDR2	Port 2 data register	R/W	0000000в
000Fн	DDR2	Port 2 direction register		0000000в
0010н to 0015н		(Disabled)		_
0016 H	PDR6	Port 6 data register	R/W	0000000в
0017 н	DDR6	Port 6 direction register	R/W	0000000в
0018⊦ to 001B⊦		(Disabled)	_	
001Cн	PDR9	Port 9 data register	R/W	0000000в
001Dн	DDR9	Port 9 direction register	R/W	0000000в
001Eн	PDRA	Port A data register	R/W	0000000в
001Fн	DDRA	Port A direction register	R/W	0000000в
0020н	PDRB	Port B data register	R/W	0000000в
0021 н	DDRB	Port B direction register	R/W	0000000в
0022н	PDRC	Port C data register	R/W	0000000в
0023н	DDRC	Port C direction register	R/W	0000000в
0024н to 002Сн		(Disabled)		_



Address	Register abbreviation	Register name	R/W	Initial value
002Dн	PUL1	Port 1 pull-up register	R/W	0000000в
002Е н	PUL2	Port 2 pull-up register	R/W	0000000в
002Fн to 0035н		(Disabled)		_
0036н	T01CR1	8/16-bit compound timer 01 control status register 1 ch.0	R/W	0000000в
0037н	T00CR1	8/16-bit compound timer 00 control status register 1 ch.0	R/W	0000000в
0038н	T11CR1	8/16-bit compound timer 11 control status register 1 ch.1	R/W	0000000в
0039н	T10CR1	8/16-bit compound timer 10 control status register 1 ch.1	R/W	0000000в
003Ан	PC01	8/16-bit PPG1 control register ch.0	R/W	0000000в
003Вн	PC00	8/16-bit PPG0 control register ch.0	R/W	0000000в
003Сн	PC11	8/16-bit PPG1 control register ch.1	R/W	0000000в
003Dн	PC10	8/16-bit PPG0 control register ch.1	R/W	0000000в
003Eн to 0041н		(Disabled)	_	
0042н	PCNTH0	16-bit PPG status control register (upper byte) ch.0	R/W	0000000в
0043н	PCNTL0	16-bit PPG status control register (lower byte) ch.0		0000000в
0044н to 0047н		(Disabled)	_	_
0048 н	EIC00	External interrupt circuit control register ch.0/ch.1	R/W	0000000в
0049н	EIC10	External interrupt circuit control register ch.2/ch.3	R/W	0000000B
004Aн	EIC20	External interrupt circuit control register ch.4/ch.5	R/W	0000000B
004Bн	EIC30	External interrupt circuit control register ch.6/ch.7	R/W	0000000B
004Сн to 004Fн		(Disabled)		_
0050н	SCR	LIN-UART serial control register	R/W	0000000в
0051 н	SMR	LIN-UART serial mode register	R/W	0000000B
0052н	SSR	LIN-UART serial status register	R/W	00001000B
0053н	RDR/TDR	LIN-UART reception/transmission data register	R/W	00000008
0054н	ESCR	LIN-UART extended status control register	R/W	00000100e
0055н	ECCR	LIN-UART extended communication control register	R/W	000000XX
0056н	SMC10	UART/SIO serial mode control register 1 ch.0	R/W	0000000E
0057н	SMC20	UART/SIO serial mode control register 2 ch.0	R/W	0010000e
0058 н	SSR0	UART/SIO serial status register ch.0	R/W	0000001E

Address	Register abbreviation	R/W	Initial value	
0059 н	TDR0	UART/SIO serial output data register ch.0	R/W	0000000в
005А н	RDR0	UART/SIO serial input data register ch.0	R	0000000в
005Вн to 005Fн		(Disabled)		_
0060н	IBCR00	I ² C bus control register 0 ch.0	R/W	0000000в
0061 н	IBCR10	I ² C bus control register 1 ch.0	R/W	0000000в
0062н	IBSR0	I ² C bus status register ch.0	R	0000000в
0063н	IDDR0	I ² C data register ch.0	R/W	0000000в
0064н	IAAR0	I ² C address register ch.0	R/W	0000000в
0065н	ICCR0	I ² C clock control register ch.0	R/W	0000000в
0066н to 006Вн		(Disabled)		_
006Сн	ADC1	8/10-bit A/D converter control register 1	R/W	0000000в
006Dн	ADC2	8/10-bit A/D converter control register 2	R/W	0000000в
006Eн	ADDH	8/10-bit A/D converter data register (upper byte)		0000000в
006F н	ADDL	8/10-bit A/D converter data register (lower byte)		0000000в
0070н	WCSR	Watch counter status register	R/W	0000000в
0071 н		(Disabled)		_
0072н	FSR	Flash memory status register	R/W	000X0000B
0073н	SWRE0	Flash memory sector writing control register 0	R/W	0000000в
0074н	SWRE1	Flash memory sector writing control register 1	R/W	0000000в
0075н		(Disabled)		_
0076н	WREN	Wild register address compare enable register	R/W	0000000в
0077н	WROR	Wild register data test setting register	R/W	0000000в
0078н		Register bank pointer (RP) , Mirror of direct bank pointer (DP)	_	_
0079н	ILR0	Interrupt level setting register 0	R/W	11111111в
007Ан	ILR1	Interrupt level setting register 1	R/W	11111111в
007Вн	ILR2	Interrupt level setting register 2	R/W	11111111
007Сн	ILR3	Interrupt level setting register 3	R/W	11111111в
007Dн	ILR4	Interrupt level setting register 4	R/W	11111111в
007Е н	ILR5	Interrupt level setting register 5	R/W	11111111в
007Fн		(Disabled)		
0F80⊦	WRARH0	Wild register address setting register (upper byte) ch.0	R/W	0000000в
	•			(Continued

Address	Register abbreviation	Register name	R/W	Initial value
0F81н	WRARL0	Wild register address setting register (lower byte) ch.0	R/W	0000000в
0F82н	WRDR0	Wild register data setting register ch.0	R/W	0000000в
0F83н	WRARH1	Wild register address setting register (upper byte) ch.1	R/W	0000000в
0F84н	WRARL1	Wild register address setting register (lower byte) ch.1	R/W	0000000в
0F85н	WRDR1	Wild register data setting register ch.1	R/W	0000000в
0F86н	WRARH2	Wild register address setting register (upper byte) ch.2	R/W	0000000в
0F87н	WRARL2	Wild register address setting register (lower byte) ch.2	R/W	0000000в
0F88⊦	WRDR2	Wild register data setting register ch.2	R/W	0000000в
0F89н to 0F91н		(Disabled)		_
0F92н	T01CR0	8/16-bit compound timer 01 control status register 0 ch.0	R/W	0000000в
0F93н	T00CR0	8/16-bit compound timer 00 control status register 0 ch.0	R/W	0000000в
0F94н	T01DR	8/16-bit compound timer 01 data register ch.0	R/W	0000000в
0F95н	T00DR	8/16-bit compound timer 00 data register ch.0	R/W	0000000в
0F96н	TMCR0	8/16-bit compound timer 00/01 timer mode control register ch.0	R/W	0000000в
0F97н	T11CR0	8/16-bit compound timer 11 control status register 0 ch.1		0000000в
0F98н	T10CR0	8/16-bit compound timer 10 control status register 0 ch.1	R/W	0000000в
0F99н	T11DR	8/16-bit compound timer 11 data register ch.1	R/W	0000000в
0 F9A н	T10DR	8/16-bit compound timer 10 data register ch.1	R/W	0000000в
0F9B⊦	TMCR1	8/16-bit compound timer 10/11 timer mode control register ch.1	R/W	0000000в
0F9Cн	PPS01	8/16-bit PPG1 cycle setting buffer register ch.0	R/W	11111111B
0F9Dн	PPS00	8/16-bit PPG0 cycle setting buffer register ch.0	R/W	11111111B
0F9Eн	PDS01	8/16-bit PPG1 duty setting buffer register ch.0	R/W	11111111B
0F9Fн	PDS00	8/16-bit PPG0 duty setting buffer register ch.0	R/W	11111111B
0FA0н	PPS11	8/16-bit PPG1 cycle setting buffer register ch.1	R/W	11111111B
0FA1н	PPS10	8/16-bit PPG0 cycle setting buffer register ch.1	R/W	11111111B
0FA2н	PDS11	8/16-bit PPG1 duty setting buffer register ch.1	R/W	11111111B
0FA3н	PDS10	8/16-bit PPG0 duty setting buffer register ch.1	R/W	11111111в
0FA4 _H	PPGS	8/16-bit PPG start register	R/W	0000000в
0FA5н	REVC	8/16-bit PPG output inversion register	R/W	0000000в
0FA6н to 0FA9н		(Disabled)		_

Address	Register abbreviation	Register name	R/W	Initial value
0FAAH	PDCRH0	16-bit PPG down counter register (upper byte) ch.0	R	0000000в
0FABH	PDCRL0	16-bit PPG down counter register (lower byte) ch.0	R	0000000в
0FACH	PCSRH0	16-bit PPG cycle setting buffer register (upper byte) ch.0	R/W	11111111в
0FADH	PCSRL0	16-bit PPG cycle setting buffer register (lower byte) ch.0	R/W	11111111B
0FAEH	PDUTH0	16-bit PPG duty setting buffer register (upper byte) ch.0	R/W	11111111B
0FAFH	PDUTL0	16-bit PPG duty setting buffer register (lower byte) ch.0	R/W	11111111B
0FB0н to 0FBBн		(Disabled)		_
0FBCH	BGR1	LIN-UART baud rate generator register 1	R/W	0000000в
0FBDH	BGR0	LIN-UART baud rate generator register 0	R/W	0000000в
0FBEH	PSSR0	UART/SIO dedicated baud rate generator prescaler se- lecting register ch.0	R/W	0000000в
0FBF _H	BRSR0	UART/SIO dedicated baud rate generator setting register ch.0	R/W	0000000в
0FC0н to 0FC2н		(Disabled)		_
0FC3н	AIDRL	A/D input disable register (lower byte)	R/W	0000000в
0FC4н	LCDCC	LCDC control register	R/W	00010000в
0FC5н	LCDCE1	LCDC enable register 1	R/W	00110000в
0FC6н	LCDCE2	LCDC enable register 2	R/W	0000000в
0FC7н	LCDCE3	LCDC enable register 3	R/W	0000000в
0FC8н	LCDCE4	LCDC enable register 4	R/W	0000000в
0FC9н	LCDCE5	LCDC enable register 5	R/W	0000000в
0FCAH		(Disabled)		—
0FCBH	LCDCB1	LCDC blinking setting register 1	R/W	0000000в
0FCCH	LCDCB2	LCDC blinking setting register 2	R/W	0000000в
0FCDн to 0FDCн	LCDRAM	LCDC display RAM		0000000в
0FDDн to 0FE2н	_	(Disabled)		_
0FE3H	WCDR	Watch counter data register	R/W	00111111в

(Continued)

Address	Register abbreviation	Register name	R/W	Initial value
0FE4н to 0FE6⊦		(Disabled)	—	
0FE7н	ILSR2	Input level select register 2	R/W	0000000в
0FE8н, 0FE9н	_	(Disabled)	_	
0FEAH	CSVCR	Clock supervisor control register	R/W	00011100в
0FEBн to 0FEDн		(Disabled)	_	
0FEEH	ILSR	Input level selecting register	R/W	0000000в
0FEFH	WICR	Interrupt pin control register		0100000в
0FF0⊦ to 0FFF⊦	_	(Disabled)		

• R/W access symbols

- R/W : Readable/Writable
 - R : Read only
- W : Write only

• Initial value symbols

- 0 : The initial value of this bit is "0".
- 1 : The initial value of this bit is "1".
- X : The initial value of this bit is undefined.

Note : Do not write to the " (Disabled) ". Reading the " (Disabled) " returns an undefined value.

■ INTERRUPT SOURCE TABLE

Interrupt source	Interrupt request		ctor ddress	Bit name of interrupt level	Same level priority order (atsimultaneous
	number	Upper	Lower	setting register	occurrence)
External interrupt ch.0		FFFA H	FFFB H	L00 [1 : 0]	High
External interrupt ch.4	IRQ0	ГГГАН	ГГГОН		
External interrupt ch.1	IRQ1	FFF8⊦	FFF9⊦	L01 [1 : 0]	
External interrupt ch.5		ГГГОН	гггэн		
External interrupt ch.2	IRQ2	FFF6⊦	FFF7н	1 02 [1 : 0]	
External interrupt ch.6		ГГГОН	ГГГ/Н	L02 [1 : 0]	
External interrupt ch.3	IRQ3	FFF4⊦	FFF5H	1 02 [1 · 0]	
External interrupt ch.7		ГГГ4н	гггэн	L03 [1 : 0]	
UART/SIO ch.0	IRQ4	FFF2H	FFF3⊦	L04 [1 : 0]	
8/16-bit compound timer ch.0 (Lower)	IRQ5	FFF0H	FFF1н	L05 [1 : 0]	
8/16-bit compound timer ch.0 (Upper)	IRQ6	FFEEH	FFEFH	L06 [1 : 0]	
LIN-UART (reception)	IRQ7	FFECH	FFEDH	L07 [1 : 0]	
LIN-UART (transmission)	IRQ8	FFEA H	FFEB H	L08 [1 : 0]	
8/16-bit PPG ch.1 (Lower)	IRQ9	FFE8H	FFE9н	L09 [1 : 0]	
8/16-bit PPG ch.1 (Upper)	IRQ10	FFE6H	FFE7н	L10 [1 : 0]	
(Unused)	IRQ11	FFE4H	FFE5H	L11 [1 : 0]	
8/16-bit PPG ch.0 (Upper)	IRQ12	FFE2H	FFE3н	L12 [1 : 0]	
8/16-bit PPG ch.0 (Lower)	IRQ13	FFE0H	FFE1н	L13 [1 : 0]	
8/16-bit compound timer ch.1 (Upper)	IRQ14	FFDE H	FFDFH	L14 [1 : 0]	
16-bit PPG ch.0	IRQ15	FFDC H	FFDDH	L15 [1 : 0]	
I ² C ch.0	IRQ16	FFDA H	FFDB H	L16 [1 : 0]	
(Unused)	IRQ17	FFD8H	FFD9н	L17 [1 : 0]	
8/10-bit A/D converter	IRQ18	FFD6н	FFD7н	L18 [1 : 0]	
Time-base timer	IRQ19	FFD4н	FFD5н	L19 [1 : 0]	
Watch prescaler/Watch counter	IRQ20	FFD2H	FFD3н	L20 [1 : 0]	
(Unused)	IRQ21	FFD0H	FFD1н	L21 [1 : 0]	│
8/16-bit compound timer ch.1 (Lower)	IRQ22	FFCE H	FFCF H	L22 [1 : 0]	▼
Flash memory	IRQ23	FFCC H	FFCD _H	L23 [1 : 0]	Low


■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

Dexemptor	Symbol	Rating			Pomorko		
Parameter	eter Symbol Min		Max	Unit	Remarks		
Power supply voltage*1	Vcc, AVcc	Vss – 0.3	Vss + 6.0	v	*2		
	AVR	Vss - 0.3	Vss + 6.0		*2		
Power supply voltage for LCD	V0 to V3	Vss - 0.3	Vss + 6.0	V	*3		
Input voltage*1	Vı	Vss - 0.3	Vss + 6.0	V	*4		
Output voltage*1	Vo	Vss - 0.3	Vss + 6.0	V	*4		
Maximum clamp current	CLAMP	- 2.0	+ 2.0	mA	Applicable to pins*5		
Total maximum clamp current	Σ		20	mA	Applicable to pins*5		
"L" level maximum output current	lol		15	mA	Applicable to pins*5		
"L" level average current	Iolav		4	mA	Applicable to pins ^{*5} Average output current = operating current × operating ratio (1 pin)		
"L" level total maximum output current	ΣΙοι	—	100	mA			
"L" level total average output current	ΣΙοίαν		50	mA	Total average output current = operating current × operating ratio (Total of pins)		
"H" level maximum output current	Іон		- 15	mA	Applicable to pins*5		
"H" level average current	Юнач		- 4	mA	Applicable to pins ^{*5} Average output current = operating current × operating ratio (1 pin)		
"H" level total maximum output current	ΣІон		- 100	mA			
"H" level total average output current	ΣΙοήαν	_	- 50	mA	Total average output current = operating current × operating ratio (Total of pins)		
Power consumption	Pd		320	mW			
Operating temperature	TA	- 40	+ 85	°C			
Storage temperature	Tstg	- 55	+ 150	°C			

(Continued)

- *1 : The parameter is based on $V_{\text{SS}} = 0.0 \text{ V}.$
- *2 : Apply equal potential to AVcc and Vcc. AVR should not exceed AVcc + 0.3 V.
- *3 : V0 to V3 should not exceed Vcc + 0.3 V.
- *4 : VI and Vo should not exceed Vcc + 0.3 V. VI must not exceed the rating voltage. However, if the maximum current to/from an input is limited by some means with external components, the IcLAMP rating supersedes the VI rating.
- *5 : Applicable to pins :
 - P00 to P07, P10 to P14, P20 to P22,P60 to P67, P90 to P95, PA0 to PA3, PB0 to PB7, PC0 to PC7
 - Use within recommended operating conditions.
 - Use at DC voltage (current).
 - + B signal is an input signal that exceeds V_{CC} voltage. The + B signal should always be applied a limiting resistance placed between the + B signal and the microcontroller.
 - The value of the limiting resistance should be set so that when the + B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
 - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this affects other devices.
 - Note that if the + B signal is inputted when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
 - Note that if the + B input is applied during power-on, the power supply is provided from the pins and the resulting power supply voltage may not be sufficient to operate the power-on reset.
 - Care must be taken not to leave the + B input pin open.
 - •Note that analog system input/output pins other than the A/D input pins (LCD drive pins, etc.) cannot accept + B signal input.
 - Sample recommended circuits :



WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions


(Vss = 0.0 V)

Parameter	Symbol	Condi-	Va	lue	Unit	Remark	(C		
Farameter	Symbol	tions	Min	Max	Unit	nemarks			
	Vcc,		2.42*1,*2	5.5* ¹		In normal operating	Other than		
Power supply			2.3	5.5	V	Hold condition in STOP mode	MB95FV100D- 103		
voltage	AVcc		2.7	5.5		In normal operating	MB95FV100D-		
			2.3	5.5		Hold condition in STOP mode	103		
Power supply voltage for LCD	V0 to V3		Vss	Vcc	V	The range of liquid crystal power su (The optimal value depends on liquid crystal display elements used.)			
A/D converter reference input voltage	AVR		4.0	AVcc	V				
Smoothing capacitor	Cs		0.1	1.0	μF	*3			
Operating temperature	Ta		- 40	+ 85	°C	Other than MB95FV10	0D-103		
	IA		+ 5	+35	°C	MB95FV100D-103			

*1 : The values vary with the operating frequency, machine clock or analog guarantee range.

*2 : When the low voltage detection reset is used, reset occurs while the low voltage is detected. For details on Low voltage detection, see "(9) Low Voltage Detection" in "4. AC Characteristics ".

*3 : Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. A bypass capacitor of Vcc pin must have a capacitor value higher than Cs. For connection of smoothing capacitor Cs, refer to the diagram below.



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

3. DC Characteristics

	-		(Vcc	= 5.0 V ± 1	0%, \	$/ss = 0.0 V_{s}$, Ta =	- 40 °C to + 85 °C)	
Parameter	Sym-	Pin name	Conditions	,	Value		Unit	Remarks	
T arameter	bol	r in name	Contaitions	Min	Тур	Max		nemarko	
	VIH1	P10, P67	*1	0.7 Vcc		Vcc + 0.3	V	When selecting CMOS input level	
	VIH2	P23, P24	*1	0.7 Vcc		Vss + 5.5	V		
"H" level input voltage —	VIHA	P00 to P07, P10 to P14, P20 to P22, P60 to P67, P90 to P95, PA0 to PA3, PB0 to PB7, PC0 to PC7		0.8 Vcc		Vcc + 0.3	V	Port inputs if Auto- motive input levels are selected	
	VIHS1	P00 to P07, P10 to P14, P20 to P22, P60 to P67, P90 to P95, PA0 to PA3, PB0 to PB7, PC0 to PC7	*1	0.8 Vcc		Vcc + 0.3	V	Hysteresis input	
	VIHS2	P23, P24	*1	0.8 Vcc		Vss + 5.5	V		
	VIHM	RST, MOD		0.8 Vcc		$V_{\text{CC}} + 0.3$	V		
	Vı∟	P10,P23, P24,P67	*1	Vss - 0.3		0.3 Vcc	V	Hysteresis input (When selecting CMOS input level)	
"L" level input voltage	Vila	P00 to P07, P10 to P14, P20 to P24, P60 to P67, P90 to P95, PA0 to PA3, PB0 to PB7, PC0 to PC7		Vss - 0.3		0.5 Vcc	V	Port inputs if Automotive input levels are selected	
	Vils	P00 to P07, P10 to P14, P20 to P24, P60 to P67, P90 to P95, PA0 to PA3, PB0 to PB7, PC0 to PC7	*1	Vss - 0.3		0.2 Vcc	V	Hysteresis input	
	VILM	RST, MOD		Vss - 0.3		0.3 Vcc	V	Hysteresis input	
"H" level output voltage	Vон	All output pins	Iон = – 4.0 mA	$V_{\text{cc}}-0.5$		—	V		
"L" level output voltage	Vol	RST* ² , All output pins	$I_{OL} = 4.0 \text{ mA}$			0.4	V		

(Vcc = 5.0 V \pm 10%, Vss = 0.0 V, T_A = - 40 °C to + 85 °C)

_	Sym-			10	Value	0.0 V		– 40 °C to + 85 °C)
Parameter	bol	Pin name	Conditions	Min	Тур	Max	Unit	Remarks
Input leakage current (Hi-Z output leakage current)	lu	Ports other than P23, P24	0.0 V < VI < Vcc	- 5		+ 5	μA	When the pull-up prohibition setting
Open drain output leakage current		P23, P24	0.0 V < VI < Vss + 5.5 V		_	5	μA	
Pull-up resistor	RPULL	P10 to P14, P20 to P22	$V_I = 0.0 V$	25	50	100	kΩ	When the pull-up permission setting
Pull-down resistor	RMOD	MOD	VI = Vcc	50	100	200	kΩ	Mask ROM product only
Input capacitance	CIN	Other than AVcc, AVss, AVR, Vcc, Vss	f = 1 MHz		5	15	pF	
			Fсн = 20 MHz		9.5	12.5	mA	Flash memory product (At other than Flash memory writ- ing and erasing)
		Vcc (External clock operation)	F _{MP} = 10 MHz Main clock mode (divided by 2)		30.0	35.0	mA	Flash memory product (At Flash memory writing and eras- ing)
					7.2	9.5	mA	Mask ROM product
Power supply current*3	Icc		Fcн = 32 MHz		15.2	20.0	mA	Flash memory product (At other than Flash memory writ- ing and erasing)
-			FMP = 16 MHz Main clock mode (divided by 2)		35.7	42.5	mA	Flash memory product (At Flash memory writing and eras- ing)
				_	11.6	15.2	mA	Mask ROM product
			$\label{eq:Fch} \begin{array}{l} F_{\text{CH}} = 20 \text{ MHz} \\ F_{\text{MP}} = 10 \text{ MHz} \\ \text{Main Sleep mode} \\ (\text{divided by 2}) \end{array}$		4.5	7.5	mA	
	Iccs		$\label{eq:Fch} \begin{array}{l} F_{CH} = 32 \mbox{ MHz} \\ F_{MP} = 16 \mbox{ MHz} \\ \mbox{Main Sleep mode} \\ \mbox{(divided by 2)} \end{array}$		7.2	12.0	mA	(Continued)

 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, T_A = -40 \circ C to + 85 \circ C)$



Describer	Sym-	Diaman	$(\text{VCC} = 5.0 \text{ V} \pm 10)$,	Value			,
Parameter	bol	Pin name	Conditions	Min	Тур	Max	Unit	Remarks
	lcc∟		$F_{CL} = 32 \text{ kHz}$ $F_{MPL} = 16 \text{ kHz}$ Sub clock mode (divided by 2) $T_{A} = +25 \text{ °C}$		45	100	μA	
	Iccls		$\label{eq:Fcl} \begin{array}{l} F_{CL} = 32 \ kHz \\ F_{MPL} = 16 \ kHz \\ Sub \ sleep \ mode \\ (divided \ by \ 2) \\ T_{A} = \ + \ 25 \ ^{\circ}C \end{array}$	_	10	81	μΑ	
	Ісст		$F_{CL} = 32 \text{ kHz}$ Watch mode Main stop mode $T_A = +25 \text{ °C}$		4.6	27.0	μA	
		Vcc	F _{CH} = 4 MHz F _{MP} = 10 MHz		9.3	12.5	mA	Flash memory product
	ICCMPLL	(External clock operation)	Main PLL mode (multiplied by 2.5)		7	9.5	mA	Mask ROM product
Power supply			Fсн = 6.4 MHz FмP = 16 MHz		14.9	20.0	mA	Flash memory product
current*3			Main PLL mode (multiplied by 2.5)		11.2	15.2	mA	Mask ROM product
	ICCSPLL		$\label{eq:Fcl} \begin{split} F_{CL} &= 32 \text{ kHz} \\ F_{MPL} &= 128 \text{ kHz} \\ \text{Sub PLL mode} \\ (\text{multiplied by 4}) , \\ T_{A} &= + 25 \ ^{\circ}\text{C} \end{split}$		160	400	μA	
	Істѕ		$F_{CH} = 10 \text{ MHz}$ Time-base timer mode $T_A = +25 \text{ °C}$		0.15	1.10	mA	
	Іссн		Sub stop mode $T_A = +25 \ ^{\circ}C$		5	20	μA	
	la		$F_{CH} = 16 \text{ MHz}$ At operating of A/D conversion		2.4	4.7	mA	
	Іан	AVcc	$F_{CH} = 16 \text{ MHz}$ At stopping of A/D conversion $T_A = +25 \text{ °C}$		1	5	μA	
LCD internal division resistance	RLCD		Between V3 and Vss		300		kΩ	
COM0 to COM3 output impedance	Rvсом	COM0 to COM3	V1 to V3 = 5.0 V			5	kΩ	
SEG00 to SEG31 output impedance	Rvseg	SEG00 to SEG31	V T 10 V3 = 5.0 V			7	kΩ	

(Vcc = 5.0 V \pm 10%, Vss = 0.0 V, T_A = - 40 °C to + 85 °C)



(Continued)

Parameter	Sym-	Pin name	Conditions		Value		Unit	Remarks
Falameter	bol		Conditions	Min	Тур	Max	onn	nema ks
LCD leak current	ILCDL	V0 to V3, COM0 to COM3 SEG00 to SEG31	_	- 1		+ 1	μA	


*1: The input level of P10, P23, P24 and P67 can be switched to either the "CMOS input level" or "hysteresis input level". The switching of the input level can be set by the input level selection register (ILSR).


- *2: Product without clock supervisor only
- *3: The power-supply current is determined by the external clock. When both low voltage detection option and clock supervisor option are selected, the power-supply current will be a value of adding current consumption of the low voltage detection circuit (ILVD) and current consumption of built-in CR oscillator (Icsv) to the specified value.
 - Refer to "4. AC Characteristics (1) Clock Timing" for FCH and FCL.
 - Refer to "4. AC Characteristics (2) Source Clock/Machine Clock" for FMP and FMPL.


4. AC Characteristics


(1) Clock Timing

	•		,		Value	,			
Parameter	Sym-	Pin name	Conditions				Unit	Remarks	
	bol			Min	Тур	Max			
				1.00		16.25	MHz	When using main oscillation circuit	
				1.00		32.50	MHz	When using external clock	
	Fсн	X0, X1		3.00		10.00	MHz	Main PLL multiplied by 1	
Clock frequency				3.00		8.13	MHz	Main PLL multiplied by 2	
Clock frequency				3.00		6.50	MHz	Main PLL multiplied by 2.5	
				3.00		4.06	MHz	Main PLL multiplied by 4	
	Fc∟	X0A, X1A			32.768		kHz	When using sub oscillation circuit	
					32.768		kHz	When using sub PLL	
	t HCYL	X0, X1		61.5		1000	ns	When using oscillation circuit	
Clock cycle time				30.8		1000	ns	When using external clock	
	t LCYL	X0A, X1A			30.5		μs	When using sub clock	
Input clock pulse width	twнı tw∟ı	X0		61.5			ns	When using external clock	
	tw⊦₂ tw∟₂	X0A			15.2		μs	Duty ratio is about 30% to 70%.	
Input clock rise time and fall time	tся tcғ	X0, X0A				5	ns	When using external clock	









(2) Source Clock/Machine Clock

				(\	/cc = 5.0 \	/ ± 109	%, Vss = 0.0 V, T _A = $-40 ^{\circ}C$ to $+85 ^{\circ}C$)
Parameter	Sym-	Condi-		Value)	Unit	Remarks
rarameter	bol	tions	Min	Тур	Мах	Unit	nemarks
Source clock cycle time*1 (Clock before setting	tsclk		61.5		2000	ns	When using main clock Min : Fсн = 8.125 MHz, PLL multiplied by 2 Max : Fсн = 1 MHz, divided by 2
division)			7.6		61.0	μs	When using sub clock Min : $F_{CL} = 32$ kHz, PLL multiplied by 4 Max : $F_{CL} = 32$ kHz, divided by 2
Source clock	Fsp		0.50		16.25	MHz	When using main clock
frequency	FSPL		16.384		131.072	kHz	When using sub clock
Machine clock cycle time* ²	tмськ		61.5		32000	ns	When using main clock Min $: F_{SP} = 16.25$ MHz, no division Max $: F_{SP} = 0.5$ MHz, divided by 16
(Minimum instruction execution time)	IMOLK		7.6	_	976.5	μs	When using sub clock Min :Fspl = 131 kHz, no division Max:Fspl = 16 kHz, divided by 16
Machine clock	Fмp		0.031		16.250	MHz	When using main clock
frequency	FMPL		1.024		131.072	kHz	When using sub clock


*1 : Clock before setting division due to machine clock division ratio selection bit (SYCC : DIV1 and DIV0) . This source clock is divided by the machine clock division ratio selection bit (SYCC : DIV1 and DIV0) , and it becomes the machine clock. Further, the source clock can be selected as follows.

•Main clock divided by 2


- •PLL multiplication of main clock (select from 1, 2, 2.5, 4 multiplication)
- Sub clock divided by 2
- •PLL multiplication of sub clock (select from 2, 3, 4 multiplication)


*2 : Operation clock of the microcontroller. Machine clock can be selected as follows.

- •Source clock (no division)
- •Source clock divided by 4
- •Source clock divided by 8
- •Source clock divided by 16



Íľtsu






(3) External Reset

(-)	$(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, T_A = -40 \circ C to + 85 \circ C)$										
Parameter	Sym-	Pin	Condi-	Value		Unit	Remarks				
Farameter	bol	name	tions	Min	Max	Onit	nemark3				
				2 tмськ*1		ns	At normal operating				
RST "L" level pulse width	t rstl	RST		Oscillation time of oscillator*2 + 100		μs	At stop mode, sub clock mode, sub sleep mode, and watch mode				
				100		μs	At time-base timer mode				

*1 : Refer to " (2) Source Clock/Machine Clock" for t_{MCLK}.


*2 : Oscillation time of oscillator is the time that the amplitude reaches 90%. In the crystal oscillator, the oscillation time is between several ms and tens of ms. In ceramic oscillators, the oscillation time is between hundreds of μs and several ms. In the external clock, the oscillation time is 0 ms.




(4) Power-on Reset

 $(Vss = 0.0 V, T_A = -40 \circ C to +85 \circ C)$

Parameter	Symbol	Pin name	Conditions	Val	ue	Unit	Remarks	
Falameter	Symbol		Min		Мах	Unit	nemarks	
Power supply rising time	tR	Vcc			50	ms		
Power supply cutoff time	toff	VCC	—	1		ms	Waiting time until power-on	




Note : Sudden change of power supply voltage may activate the power-on reset function. When changing power supply voltages during operation, set the slope of rising within 30 mV/ms as shown below.



(5) Peripheral Input Timing

	5	(Vcc = 5.0)	$V \pm 10\%$, Vss	= 0.0 V, T _A =	$-40~^\circ\text{C}$ to	+ 85 °C)
Parameter	Symbol	Pin name	Conditions	Va	Unit	
Farameter	Symbol	Fin hame	Conditions	Min	Мах	Unit
Peripheral input "H" pulse width	tıшн	INT00 to INT07,		2 t мськ*		ns
Peripheral input "L" pulse width	tını∟	EC0, EC1, TRG0/ADTG		2 t мськ*		ns


*: Refer to "(2) Source Clock/Machine Clock" for tmclk.



(6) UART/SIO, Serial I/O Timing

Doromotor	Symbol	Din nomo	Conditiono	Va	Unit	
Parameter	Symbol	Pin name	Conditions	Min	Max	Onic
Serial clock cycle time	tscyc	UCK0	Internal clock	4 t мськ*		ns
$UCK \downarrow \rightarrow UO$ time	tslov	UCK0, UO0	operation	- 190	+ 190	ns
Valid UI $ ightarrow$ UCK \uparrow	tıvsн	UCK0, UI0	output pin : C∟ = 80 pF	2 t мськ*		ns
UCK $\uparrow \rightarrow$ valid UI hold time	tsнix	UCK0, UI0	+ 1TTL.	2 t мськ*		ns
Serial clock "H" pulse width	tshsl	UCK0		4 t мськ*		ns
Serial clock "L" pulse width	t s∟sн	UCK0	External clock	4 t мськ*		ns
$UCK \downarrow \rightarrow UO$ time	tslov	UCK0, UO0	operation output pin : C∟ = 80 pF		190	ns
Valid UI \rightarrow UCK \uparrow	tıvsн	UCK0, UI0	+ 1TTL.	2 t мськ*		ns
$UCK \uparrow \rightarrow valid UI hold time$	tsнix	UCK0, UI0		2 t мськ*		ns

* : Refer to " (2) Source Clock/Machine Clock" for tMCLK.



(Vcc = 5.0 V \pm 10%, Vss = 0.0 V, T_A = - 40 °C to + 85 °C)

(7) LIN-UART Timing

Sampling at the rising edge of sampling $clock^{*1}$ and prohibited serial $clock delay^{*2}$ (ESCR register : SCES bit = 0, ECCR register : SCDE bit = 0)


 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, T_A = -40 \circ C to + 85 \circ C)$

Parameter	Sym-	Pin name	Conditions	Va	lue	Unit
Falameter	bol		Conditions	Min	Max	Unit
Serial clock cycle time	t scyc	SCK		5 t мс∟к* ³	—	ns
$SCK \downarrow \to SOT$ delay time	tslovi	SCK, SOT	Internal clock operation output pin :	-95	+ 95	ns
$Valid\ SIN \to SCK\ \uparrow$	tivshi	SCK, SIN	$C_{L} = 80 \text{ pF} + 1 \text{ TTL}.$	tмськ*3 + 190	—	ns
SCK $\uparrow \rightarrow$ valid SIN hold time	tshixi	SCK, SIN		0		ns
Serial clock "L" pulse width	tslsh	SCK		3 t мськ*3 – tв		ns
Serial clock "H" pulse width	tsнs∟	SCK		tмськ*3 + 95	—	ns
$SCK \downarrow \to SOT \text{ delay time}$	t slove	SCK, SOT	External clock	—	2 tмськ*3 + 95	ns
$Valid\ SIN \to SCK\ \uparrow$	tivshe	SCK, SIN	operation output pin :	190	—	ns
SCK $\uparrow \rightarrow$ valid SIN hold time	tshixe	SCK, SIN	C∟ = 80 pF + 1 TTL.	tмськ*3 + 95	—	ns
SCK fall time	t⊧	SCK			10	ns
SCK rise time	tR	SCK			10	ns

*1 : Provide switch function whether sampling of reception data is performed at rising edge or falling edge of the serial clock.

*2 : Serial clock delay function is used to delay half clock for the output signal of serial clock.

*3 : Refer to " (2) Source Clock/Machine Clock" for t_{MCLK.



Sampling at the falling edge of sampling $clock^{*1}$ and prohibited serial $clock delay^{*2}$ (ESCR register : SCES bit = 1, ECCR register : SCDE bit = 0)


 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } + 85 \text{ }^{\circ}\text{C})$

			V-	I		
Parameter	Sym-	Pin name	Conditions	Va	lue	Unit
T arameter	bol	1 in name	Conditions	Min	Max	onic
Serial clock cycle time	t scyc	SCK		5 t мс∟к ^{*3}	—	ns
$SCK^{\uparrow} \to SOT$ delay time	t shovi	SCK, SOT	Internal clock	-95	+ 95	ns
Valid SIN→SCK↓	tivsli	SCK, SIN	operation output pin :	tмськ*3 + 190		ns
$SCK \downarrow \rightarrow valid SIN hold time$	ts∟ixi	SCK, SIN	C∟ = 80 pF + 1 TTL.	0		ns
Serial clock "H" pulse width	tsнs∟	SCK		3 tмс∟к ^{*3} – tв		ns
Serial clock "L" pulse width	tslsh	SCK		tмськ* ³ + 95		ns
$SCK^{\uparrow} \to SOT$ delay time	t shove	SCK, SOT	External clock		2 t мськ*3 + 95	ns
Valid SIN→SCK↓	tivsle	SCK, SIN	operation output pin : $C_{L} = 80 \text{ pF} + 1 \text{ TTL}.$	190		ns
$SCK \downarrow \rightarrow valid SIN hold time$	tslixe	SCK, SIN		tмськ* ³ + 95		ns
SCK fall time	t⊧	SCK		_	10	ns
SCK rise time	tR	SCK			10	ns

*1 : Provide switch function whether sampling of reception data is performed at rising edge or falling edge of the serial clock.

*2 : Serial clock delay function is used to delay half clock for the output signal of serial clock.

*3 : Refer to " (2) Source Clock/Machine Clock" for t_{MCLK} .



Sampling at the rising edge of sampling $clock^{*1}$ and enabled serial $clock delay^{*2}$ (ESCR register : SCES bit = 0, ECCR register : SCDE bit = 1)


(Vcc = 5.0 V \pm 10%, Vss = 0.0 V, TA = -40 °C to $\,+$ 85 °C)

Devementer	Sym-	D'	Conditions	Valu	Unit	
Parameter	bol	Pin name	Conditions	Min	Max	Unit
Serial clock cycle time	tscyc	SCK		5 t MCLK ^{*3}		ns
$SCK^{\uparrow} \to SOT$ delay time	tshovi	SCK, SOT		-95	+ 95	ns
Valid SIN→SCK↓	tivsli	SCK, SIN	Internal clock operation output pin :	tмськ* ³ + 190		ns
$SCK \downarrow \rightarrow valid SIN hold time$	tslixi	SCK, SIN	$C_{L} = 80 \text{ pF} + 1 \text{ TTL}.$	0		ns
SOT→SCK↓ delay time	t sovli	SCK, SOT			4 t мськ* ³	ns

*1 : Provide switch function whether sampling of reception data is performed at rising edge or falling edge of the serial clock.

*2 : Serial clock delay function is used to delay half clock for the output signal of serial clock.

*3 : Refer to " (2) Source Clock/Machine Clock" for tmclk.




Sampling at the falling edge of sampling clock^{*1} and enabled serial clock delay^{*2} (ESCR register : SCES bit = 1, ECCR register : SCDE bit = 1) $(V_{CC} - 5.0 \text{ V} + 10\% \text{ V}_{SS} = 0.0 \text{ V}.\text{ T})$

	, ,	- J	$(V_{cc} = 5.0 \text{ V} \pm 10\%)$	b, Vss = 0.0 V, T	[−] _A = −40 °C to	+ 85 °C)
Parameter	Sym-	Pin name	Conditions	Valu	Unit	
Parameter	bol	Fin name	Conditions	Min	Max	Unit
Serial clock cycle time	tscyc	SCK		5 t мськ* ³	_	ns
SCK↓→SOT delay time	tslovi	SCK, SOT		-95	+ 95	ns
Valid SIN→SCK↑	tivshi	SCK, SIN	Internal clock operation output pin :	tмськ*3 + 190		ns
$SCK^{\uparrow} \to valid SIN hold$ time	tshixi	SCK, SIN	$C_{L} = 80 \text{ pF} + 1 \text{ TTL}.$	0	_	ns
SOT \rightarrow SCK \uparrow delay time	tsovнı	SCK, SOT		_	4 t мськ* ³	ns

*1 : Provide switch function whether sampling of reception data is performed at rising edge or falling edge of the serial clock.

*2 : Serial clock delay function is used to delay half clock for the output signal of serial clock.

*3 : Refer to " (2) Source Clock/Machine Clock" for tmclk.



(8) I²C Timing


		(Vcc = 5)	5.0 V ± 10%, A	Vss = Vss	s = 0.0 V,	$T_{A} = -40$	°C to +	85 °C)
Parameter	Symbol	Pin name	Conditions	Standar	d-mode	Fast-	mode	Unit
				Min	Max	Min	Max	
SCL clock frequency	fsc∟	SCL0		0	100	0	400	kHz
(Repeat) Start condition hold time SDA $\downarrow \rightarrow$ SCL \downarrow	thd;sta	SCL0 SDA0		4.0		0.6	_	μs
SCL clock "L" width	t∟ow	SCL0		4.7	—	1.3		μs
SCL clock "H" width	tніgн	SCL0		4.0	—	0.6		μs
(Repeat) Start condition setup time SCL $\uparrow \rightarrow$ SDA \downarrow	tsu;sta	SCL0 SDA0	R = 1.7 kΩ,	4.7		0.6		μs
Data hold time SCL $\downarrow \rightarrow$ SDA $\downarrow \uparrow$	thd;dat	SCL0 SDA0	$C = 50 \text{ pF}^{*1}$	0	3.45*2	0	0.9* ³	μs
Data setup time SDA $\downarrow \uparrow \rightarrow$ SCL \uparrow	tsu;dat	SCL0 SDA0		0.25*4		0.1*4		μs
Stop condition setup time SCL $\uparrow \rightarrow$ SDA \uparrow	tsu;sto	SCL0 SDA0		4.0		0.6	_	μs
Bus free time between stop condition and start condition	tbur	SCL0 SDA0		4.7		1.3	_	μs

*1 : R, C : Pull-up resistor and load capacitor of the SCL and SDA lines.

*2 : The maximum this DAT have only to be met if the device dose not stretch the "L" width (tLow) of the SCL signal.


*3 : A fast-mode I²C-bus device can be used in a standard-mode I²C-bus system, but the requirement $t_{SU;DAT} \ge 250$ ns must then be met.

*4 : Refer to " • Note of SDA and SCL set-up time".



The rating of the input data set-up time in the device connected to the bus cannot be satisfied depending on the load capacitance or pull-up resistor.

Be sure to adjust the pull-up resistor of SDA and SCL if the rating of the input data set-up time cannot be satisfied.



Parameter	Sym-	Pin	Condi-	Val	ue* ²	Unit	Domorko
Parameter	bol	name	tions	Min	Мах	Unit	Remarks
SCL clock "L" width	t∟ow	SCL0		(2 + nm / 2) tмськ - 20		ns	Master mode
SCL clock "H" width	tніgн	SCL0		(nm / 2) tмськ – 20	(nm / 2) tмськ + 20	ns	Master mode
Start condition hold time	thd;sta	SCL0 SDA0		(–1 + nm / 2) t _{MCLK} – 20	(–1 + nm) tмськ + 20	ns	Master mode Maximum value is applied when m, n = 1, 8. Otherwise, the minimum value is applied.
Stop condition setup time	tsu;sto	SCL0 SDA0		(1 + nm / 2) tмс∟к – 20	(1 + nm / 2) tмськ + 20	ns	Master mode
Start condition setup time	tsu;sta	SCL0 SDA0		(1 + nm / 2) tмськ – 20	(1 + nm / 2) t _{MCLK} + 20	ns	Master mode
Bus free time between stop condition and start condition	tbur	SCL0 SDA0		(2 nm + 4) t _{мськ} – 20	_	ns	
Data hold time	thd;dat	SCL0 SDA0		3 tмськ – 20		ns	Master mode
Data setup time	tsu;dat	SCL0 SDA0	R = 1.7 kΩ, C = 50 pF*1	(–2 + nm / 2) t _{MCLK} – 20	(-1 + nm / 2) t _{MCLK} + 20	ns	Master mode When assuming that "L" of SCL is not extended, the minimum value is applied to first bit of continuous data. Otherwise, the maximum value is applied.
Setup time between clearing interrupt and SCL rising	tsu;int	SCLO		(nm / 2) t _{мськ} – 20	(1 + nm / 2) t _{MCLK} + 20	ns	Minimum value is applied to interrupt at 9th SCL \downarrow . Maximum value is applied to interrupt at 8th SCL \downarrow .
SCL clock "L" width	tLOW	SCL0		4 tmclk – 20		ns	At reception
SCL clock "H" width	tніgн	SCL0		4 tmclk – 20		ns	At reception
Start condition detection	thd;sta	SCL0 SDA0		2 tмсlк — 20		ns	Undetected when 1 tMCLK is used at reception

(Vcc = 5.0 V \pm 10%, AVss = Vss = 0.0 V, TA = -40 °C to $\,$ + 85 °C)

(Continued)

(Continued)

		1	(, , ,			$I_A = -40$ °C to + 85 °C	
Parameter	Sym-	Pin	Condi-	Valu	e * ²	Unit	Remarks	
rarameter	bol	name	tions	Min	Max		nemarko	
Stop condition detection	tsu;sто	SCL0 SDA0		2 tмськ – 20	_	ns	Undetected when 1 tmclk is used at reception	
Restart condition detection condition	tsu;sta	SCL0 SDA0		2 tмськ – 20	_	ns	Undetected when 1 tmclk is used at reception	
Bus free time	tBUF	SCL0 SDA0		2 tмськ – 20		ns	At reception	
Data hold time	thd;dat	SCL0 SDA0	R = 1.7 kΩ,	2 tмськ – 20		ns	At slave transmission mode	
Data setup time	tsu;dat	SCL0 SDA0	C = 50 pF*1	tlow – 3 tмсlк – 20		ns	At slave transmission mode	
Data hold time	thd;dat	SCL0 SDA0		0		ns	At reception	
Data setup time	tsu;dat	SCL0 SDA0		tмськ — 20		ns	At reception	
SDA↓→SCL↑ (at wakeup function)	twake- UP	SCL0 SDA0		Oscillation stabilization wait time + 2 tмсцк – 20		ns		

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ AV}_{SS} = V_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } + 85 \text{ }^{\circ}\text{C})$

MHz

*1 : R, C : Pull-up resistor and load capacitor of the SCL and SDA lines.

*2 : •Refer to " (2) Source Clock/Machine Clock" for tmcLK.

- m is CS4 bit and CS3 bit (bit 4 and bit 3) of I²C clock control register (ICCR) .
- n is CS2 bit to CS0 bit (bit 2 to bit 0) of I²C clock control register (ICCR) .
- Actual timing of I²C is determined by m and n values set by the machine clock (t_{MCLK}) and CS4 to CS0 of ICCR0 register.

 Standard-mode : m and n can be set at the range : 0.9 MHz < t_{MCLK} (machine clock) < 10 MHz.
 Setting of m and n determines the machine clock that can be used below.

 $(m, n) = (1, 8) : 0.9 \text{ MHz} < t_{MCLK} \le 1 \text{ MHz}$

$$(m,\,n) \;=\; (1,\,22)\;,\;\; (5,\,4)\;,\;\; (6,\,4)\;,\;\; (7,\,4)\;,\;\; (8,\,4)\;\; : 0.9\;MHz < t_{\text{MCLK}} \leq 2000$$

- $(m,\,n) \;=\; (1,\,38)\;,\;\; (5,\,8)\;,\;\; (6,\,8)\;,\;\; (7,\,8)\;,\;\; (8,\,8)\;\; : 0.9\;MHz < t_{\text{MCLK}} \leq 4\;MHz$
- $(m, n) = (1, 98) : 0.9 \text{ MHz} < t_{MCLK} \le 10 \text{ MHz}$
- Fast-mode :


m and n can be set at the range : 3.3 MHz < t_{MCLK} (machine clock) < 10 MHz. Setting of m and n determines the machine clock that can be used below.

 $(m, n) = (1, 8) : 3.3 \text{ MHz} < t_{MCLK} \le 4 \text{ MHz}$

- $(m,\,n) \;=\; (1,\,22)\;,\;\; (5,\,4): 3.3\;MHz < t_{\text{MCLK}} \leq 8\;MHz$
- $(m,\,n)~=~(6,\,4)~:3.3~MHz < t_{\text{MCLK}} \leq 10~MHz$

(9) Low Voltage Detection

 $(Vss = 0.0 V, T_A = -40 °C to + 85 °C)$ Value Condi-Sym-Unit Remarks Parameter bol tions Min Тур Max Release voltage V_{DL+} 2.52 2.70 2.88 ۷ At power-supply rise VDL-2.42 2.60 2.78 V At power-supply fall Detection voltage Hysteresis width VHYS 70 100 mV _____ Power-supply start Voff 2.3 V voltage Power-supply end Von V 4.9 voltage Slope of power supply that reset 0.3 μs release signal generates Power-supply voltage change time tr Slope of power supply that reset (at power supply rise) 3000 release signal generates within μs rating (VDL+) Slope of power supply that reset 300 μs _____ detection signal generates Power-supply voltage change time tſ Slope of power supply that reset (at power supply fall) detection signal generates within 300 μs rating (VDL-) Reset release delay 400 μs t_{d1} time Reset detection delay 30 t_{d2} μs time Current consumption of low 50 μΑ Current consumption 38 LVD voltage detection circuit only



(10) Clock Supervisor Clock

			(v	cc = 5.0 v	± 10%, V	55 = 0.0 V	r , $TA = -40^{-6}C (0^{-6} + 85^{-6}C)$
Parameter	Symbol	Condi- tions	Value			Unit	Remarks
			Min	Тур	Max	Onit	nemarks
Oscillation frequency	fouт		50	100	200	kHz	
Oscillation start time	t _{wk}				10	μs	
Current consumption	lcsv			20	36	μA	Current consumption of built-in CR oscillator, at 100 kHz oscillation

$(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, T_A = -40 \circ C to + 85 \circ C)$



5. A/D Converter

(1) A/D Converter Electrical Characteristics


$(AV_{CC} = V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}, \text{ AV}_{SS} = V_{SS} = 0.0 \text{ V}, \text{ T}$	$f_{A} = -40 ^{\circ}\text{C} \text{ to } + 85 ^{\circ}\text{C}$
--	--


Parameter	Sym-	Condi-	Value				Remarks
Parameter	bol	tions	Min	Тур	Max	Unit	neillaiks
Resolution					10	bit	
Total error			- 3.0		+ 3.0	LSB	
Linearity error			- 2.5		+ 2.5	LSB	
Differential linear error	-		- 1.9	_	+ 1.9	LSB	
Zero transition voltage	Vот		AV _{ss} – 1.5 LSB	AV _{ss} + 0.5 LSB	AVss + 2.5 LSB	v	
Full-scale transition voltage	Vfst		AVR – 3.5 LSB	AVR – 1.5 LSB	AVR + 0.5 LSB	v	
Compore time			0.9		16500	μs	$4.5 \text{ V} \le \text{AVcc} \le 5.5 \text{ V}$
Compare time			1.8		16500	μs	$4.0 \text{ V} \le \text{AVcc} < 4.5 \text{ V}$
	_		0.6		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	μs	$\begin{array}{l} \text{4.5 V} \leq \text{AVcc} \leq 5.5 \text{ V},\\ \text{At external}\\ \text{impedance} < 5.4 \text{ k}\Omega \end{array}$
Sampling time			1.2		~	μs	$4.0 \text{ V} \le \text{AVcc} < 4.5 \text{ V},$ At external impedance < 2.4 k Ω
Analog input current	Iain		- 0.3		+ 0.3	μA	
Analog input voltage	VAIN		AVss	_	AVR	V	
Reference voltage			AVss + 4.0	_	AVcc	V	AVR pin
Reference	IR			600	900	μA	AVR pin, during A/D operation
voltage supply current	Irh			—	5	μA	AVR pin, at stop mode

(2) Notes on Using A/D Converter

• About the external impedance of analog input and its sampling time

A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. Also, if the sampling time cannot be sufficient, connect a capacitor of about 0.1 μ F to the analog input pin.






About errors

As $|V_{CC} - V_{SS}|$ becomes smaller, values of relative errors grow larger.


(3) Definition of A/D Converter Terms

- Resolution
 The level of analog variation that can be distinguished by the A/D converter.
 When the number of bits is 10, analog voltage can be divided into 2¹⁰ = 1024.
- Linearity error (unit : LSB)
 The deviation between the value along a straight line connecting the zero transition point
 ("00 0000 0000" ← → "00 0000 0001") of a device and the full-scale transition point
 ("11 1111 1111" ← → "11 1111 1110") compared with the actual conversion values obtained.
- Differential linear error (Unit : LSB) Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.
- Total error (unit: LSB)

Difference between actual and theoretical values, caused by a zero transition error, full-scale transition error, linearity error, quantum error, and noise.



(Continued)



Parameter	Condi-	Value			Unit	Remarks
Parameter	tions	Min	Тур	Max	Unit	neillaiks
Chip erase time		—	1 *1	15* ²	S	Excludes 00 _H programming prior erasure.
Byte programming time			32	3600	μs	Excludes system-level overhead.
Erase/program cycle		10000	_	_	cycle	
Power supply voltage at erase/program		4.5	_	5.5	V	
Flash memory data retention time		20* ³			year	Average $T_A = +85 \ ^{\circ}C$

6. Flash Memory Program/Erase Characteristics


*1 : T_A = + 25 °C, V_{CC} = 5.0 V, 10000 cycles

*2 : $T_{\text{A}}=$ + 85 °C, $V_{\text{CC}}=4.5$ V, 10000 cycles


*3 : This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at +85 °C) .

EXAMPLE CHARACTERISTICS


• Power supply current temperature (MB95F168MA/F168NA/F168JA)





(Continued)



(Continued)









• Input voltage (MB95F168MA/F168NA/F168JA)

• Output voltage (MB95F168MA/F168NA/F168JA)



• Pull-up (MB95F168MA/F168NA/F168JA)



■ MASK OPTION

No.	Part number	MB95168MA	MB95F168MA/ MB95F168NA/ MB95F168JA	MB95FV100D-103	
	Specifying procedure	Specified when ordering ROM	Setting disabled	Setting disabled	
1	Clock mode select* • Single-system clock mode • Dual-system clock mode	Dual-system clock mode	Dual-system clock mode	Changing by the switch on MCU board	
2	Low voltage detection reset* With low voltage detection reset Without low voltage detection reset 	/ith low voltage detection resetSpecified when/ithout low voltage detectionordering ROM		Changing by the switch on MCU board	
3	Clock supervisor* • With clock supervisor • Without clock supervisor Specified whe ordering ROM		Specified by part number	Changing by the switch on MCU board	
4	Reset output* • With reset output • Without reset output	Specified when ordering ROM	Specified by part number	 MCU board switch sets as follows; With clock supervisor: Without reset output Without clock supervisor: With reset output 	
5	Oscillation stabilization wait time	Fixed to oscillation stabilization wait time of $(2^{14} - 2) / F_{CH}$	Fixed to oscillation stabilization wait time of $(2^{14} - 2) / F_{CH}$	Fixed to oscillation stabilization wait time of $(2^{14} - 2) / F_{CH}$	

* : Refer to table below about clock mode select, low voltage detection reset, clock supervisor select and reset output.


Part number	Clock mode select	Low voltage detection reset	Clock supervisor	Reset output
		No	No	Yes
MB95168MA	Dual-system	Yes	No	Yes
		Yes	Yes	No
MB95F168MA		No	No	Yes
MB95F168NA	Dual-system	Yes	No	Yes
MB95F168JA		Yes	Yes	No
MB95FV100D-103		No	No	Yes
	Single-system	Yes	No	Yes
		Yes	Yes	No
		No	No	Yes
	Dual-system	Yes	No	Yes
		Yes	Yes	No




■ ORDERING INFORMATION


Part number	Package
MB95F168MAPMC MB95F168NAPMC MB95F168JAPMC MB95168MAPMC	64-pin plastic LQFP (FPT-64P-M23)
MB95F168MAPMC1 MB95F168NAPMC1 MB95F168JAPMC1 MB95168MAPMC1	64-pin plastic LQFP (FPT-64P-M24)
MB2146-303A-E (MB95FV100D-103PBT)	MCU board (224-pin plastic PFBGA (BGA-224P-M08)

PACKAGE DIMENSIONS







ĬITSU



(Continued)

(Continued)







Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/


■ MAJOR CHANGES IN THIS EDITION

Page	Section	Change Results
35	 ELECTRICAL CHARACTERISTICS 3. DC Characteristics 	Corrected note *1 below the table. (The value is 2.88 V when the low voltage detection reset is used. \rightarrow The input level of P10, P23, P24 and P67 can be switched to either the "CMOS input level" or "Hysteresis in- put level". The switching of the input level can be set by the input level selection register (ILSR) .)

The vertical lines marked in the left side of the page show the changes.







FUJITSU SEMICONDUCTOR LIMITED

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome, Kohoku-ku Yokohama Kanagawa 222-0033, Japan Tel: +81-45-415-5858 *http://jp.fujitsu.com/fsl/en/*

For further information please contact:

North and South America

FUJITSU SEMICONDUCTOR AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://us.fujitsu.com/micro/

Europe

FUJITSU SEMICONDUCTOR EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/semiconductor/

Korea

FUJITSU SEMICONDUCTOR KOREA LTD. 206 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fmk/

Asia Pacific

FUJITSU SEMICONDUCTOR ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel : +65-6281-0770 Fax : +65-6281-0220 http://www.fujitsu.com/sg/services/micro/semiconductor/

FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD. Rm. 3102, Bund Center, No.222 Yan An Road (E), Shanghai 200002, China Tel : +86-21-6146-3688 Fax : +86-21-6335-1605 http://cn.fujitsu.com/fss/

FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel : +852-2377-0226 Fax : +852-2376-3269 http://cn.fujitsu.com/fsp/

Specifications are subject to change without notice. For further information please contact each office.

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU SEMICONDUCTOR device; FUJITSU SEMICONDUCTOR does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU SEMICONDUCTOR assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU SEMICONDUCTOR or any third party or does FUJITSU SEMICONDUCTOR warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU SEMICONDUCTOR assumes no liability for any infringement of the intellectual property rights or other rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU SEMICONDUCTOR will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Sales Promotion Department