## 8-bit Proprietary Microcontrollers

**CMOS** 

# FMC-8FX MB95130H Series

### MB95F136HW/F136TW/F136KW/FV100B-103

#### **■ DESCRIPTION**

The MB95130H series is general-purpose, single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers contain a peripheral functions for small package.

#### **■ FEATURES**


• F2MC-8FX CPU core

Instruction set that is optimum to the controllers

- · Multiplication and division instructions
- · 16-bit arithmetic operation
- · Bit test branch instruction
- · Bit manipulation instructions etc.
- Clock
  - · Main clock
  - · Main PLL clock
  - · Subclock (for dual clock product)
  - · Sub PLL clock (for dual clock product)

(Continued)

### **■ PACKAGES**





- Timer
  - · 8/16-bit compound timer × 1 channels
  - · 8/16-bit PPG × 1 channels
  - · 16-bit PPG
  - · Timebase timer
  - · Watch prescaler (for dual clock product)
- LIN-UART
  - · Full duplex double buffer
  - · Clock asynchronous or synchronous serial transfer capable
- UART/SIO
  - · Clock asynchronous or synchronous serial transfer capable
- External interrupt
  - · Interrupt by edge detection (rising, falling, or both edges can be selected)
  - · Can be used to recover from low-power consumption modes.
- 10-bit A/D converter
  - · 10-bit resolution
- Low-power consumption (standby mode)
  - · Stop mode
  - · Sleep mode
  - · Watch mode (for dual clock product)
  - · Timebase timer mode
- I/O port: Max 20
  - · General-purpose I/O ports (CMOS): 20 ports

### **■ PRODUCT LINEUP**

Par	Part number ameter	MB95F136HW MB95F136TW MB95F136KW	MB95FV100B-103	
Тур	е	FLASH product	EVA product	
RO	M capacity	32 Kbytes		
RAI	M capacity	1 Kbytes	3.75 Kbytes	
Res	set output	No		
Opt	ion	Dual clock	Selectable single/dual clock*1	
CPU functions		Data bit length : 1, 8, Minimum instruction execution time : 0.1 $\mu$	s 3 bytes and 16 bits s (at internal 10 MHz) s (at internal 10 MHz)	
	Ports (Max 20 ports)	General-purpose I/O port (CMOS) : 20 ports		
	Timebase timer	Interrupt cycle: 0.5 ms, 2.05 ms, 8.2 ms, 32.8 ms (at main oscillation clock 4 MHz)		
	Watchdog timer	Reset generated cycle At main oscillation clock 10 MHz : Minimum 105 ms At sub oscillation clock 32.768 kHz (for dual clock product) : Minimum 250 ms		
	Wild register	Capable of replacing 3 bytes of data		
Peripheral functions	UART/SIO	Data transfer capable in UART/SIO Full duplex double buffer, variable data length (5/6/7/8-bit), built-in baud rate generator Transfer rate: 2400 bps to 125000 bps (at machine clock 10 MHz) NRZ type transfer format, error detected function LSB-first or MSB-first can be selected. Clock synchronous (SIO) or clock asynchronous (UART) data transfer capable		
Pe	LIN-UART	Dedicated reload timer allowing a wide range of communication speeds to be set.  Capable of data transfer synchronous or asynchronous to clock signal.  LIN functions available as the LIN master or LIN slave.		
	A/D converter (8 channels)	8-bit or 10-bit resolution can be selected.		
	8/16-bit compound timer (1 channels)	Each channel of the timer can be used as "8-bit timer × 2 channels" or "16-bit timer × 1 channel".  Built-in timer function, PWC function, PWM function, capture function and square waveform output  Count clock: 7 internal clocks and external clock can be selected.		

Par	Part number ameter	MB95F136HW MB95F136TW MB95F136KW	MB95FV100B-103	
	16-bit PPG		WM mode or one-shot mode can be selected. ounter operating clock : Eight selectable clock sources upport for external trigger start	
functions	8/16-bit PPG (2 channels)	Each channel of the PPG can be used as "8-bit PPG × 2 channels" or "16-bit PPG × 1 channel".  Counter operating clock : Eight selectable clock sources		
Peripheral	Watch counter (for dual clock product)	Count clock: Four selectable clock sources (125ms, 250ms, 500ms, or 1s) Counter value can be set from 0 to 63. (Capable of counting for 1 minute)		
Peri	Watch prescaler (for dual clock product)	Four selectable interval times (125 ms, 250 ms, 500 ms, or 1 s)		
	External interrupt (8 channels)	Interrupt by edge detection (rising, falling, or both edges can be selected) Can be used to recover from standby modes.		
Sta	ndby mode	Sleep, stop, watch, and timebase timer		

<sup>\*1 :</sup> Change by the switch on MCU board.

<sup>\*2 :</sup> Specify clock mode when ordering MASK ROM.

### ■ PACKAGES AND CORRESPONDING PRODUCTS

Part number Package	MB95F136HW MB95F136TW MB95F136KW	MB95FV100B-103
FPT-28P-M17	0	×
BGA-224P-M08	×	0

 $\bigcirc$  : Available  $\times$  : Unavailable

#### ■ DIFFERENCES AMONG PRODUCTS AND NOTES ON SELECTING PRODUCTS

#### • Notes on Using EVA Products

The EVA product has not only the functions of the MB95130H series but also those of other products to support software development for multiple series and products of F2MC-8FX family. The I/O addresses for peripheral resources not used by the MB95130H series are therefore access-barred. Read/write access to these access-barred addresses may cause peripheral resources supposed to be unused to operate, resulting in unexpected malfunctions of hardware or software.

Take particular care not to use word, long word, or similar access to read or write odd numbered bytes in the prohibited areas.

Note that the values read from barred addresses are different between the EVA product and the FLASH or MASK product. Therefore, the data must not be used for software processing.

The EVA product does not support the functions of some bits in single-byte registers. Read/write access to these bits does not cause hardware malfunctions. Since the EVA, FLASH, and MASK products are designed to behave completely the same way in terms of hardware and software, you do not have to pay special attention to specific products.

#### • Difference of Memory Spaces

If the amount of memory on the EVA product is different from that of the FLASH or MASK product, carefully check the difference in the amount of memory from the product to be actually used when developing software.

#### Current Consumption

- · The current consumption of FLASH product is typically greater than for MASK product.
- · For details of current consumption, refer to "■ ELECTRICAL CHARACTERISTICS".

#### Package

For details of information on each package, see "■ PACKAGE DIMENSIONS".

#### Operating voltage


The operating voltage are different among the EVA, FLASH and MASK products.

For details of operating voltage, refer to "■ ELECTRICAL CHARACTERISTICS"

#### • Difference between RST and MOD pins

The RST and MOD pins are hysteresis inputs on the MASK product. A pull-down resistor is provided for the MOD pin of the MASK product.

### **■ PIN ASSIGNMENTS**




### **■ PIN DESCRIPTION**

Pin no.	Pin name	Circuit type	Description
1	P16	Н	General-purpose I/O port.
2	PF0/HC10	I/	Canaral purposa I/O part Large surrent part
3	PF1/HC11	K	General-purpose I/O port. Large current port.
4	MOD	В	Operation mode specification pin.
5	X0	Α	Crystal oscillation pin.
6	X1	A	Orystal Oscillation pin.
7	Vss	-	Power supply (GND) pin.
8	Vcc	-	Power supply pin.
9	PG0/(Cpin)	Н	General-purpose I/O port (at 3 V). Capacitance connection pin (at 5 V).
10	X1A/PG2	A/H	Crystal oscillation pin (32KHz). Single clock product is general-
11	X0A/PG1	7/11	purpose port.
12	RST	B'	Reset pin.
13	AVcc	-	Power supply pin for A/D.
14	AVss	-	Power supply (GND) pin for A/D.
15	P00/INT00/ AN00/PPG00		General-purpose I/O port. These pins are also used for external interrupt input (INT00), A/D analog input (AN00) and 8/16-bit PPG ch0 output (PPG00).
16	P01/INT01/ AN01/PPG01		General-purpose I/O port. These pins are also used for external interrupt input (INT01), A/D analog input (AN01) and 8/16-bit PPG ch0 output (PPG01).
17	P02/INT02/ AN02/SCK	D	General-purpose I/O port. These pins are also used for external interrupt input (INT02), A/D analog input (AN02) and LIN UART clock I/O(SCK).
18	P03/INT03/ AN03/SOT		General-purpose I/O port. These pins are also used for external interrupt input (INT03), A/D analog input (AN03) and LIN UART data output (SOT).
19	P04/INT04/ AN04/SIN	E	General-purpose I/O port. These pins are also used for external interrupt input (INT04), A/D analog input (AN04) and LIN UART data input (SIN).
20	P05/INT05/ AN05/T000		General-purpose I/O port. These pins are also used for external interrupt input (INT05,
21	21 P06/INT06/ AN06/T001 D INT06), A/D analog input (AN05, AN06) and 8/16 timer ch0 output (TO00, TO01).		INT06), A/D analog input (AN05, AN06) and 8/16-bit compound timer ch0 output (TO00, TO01).
22	P07/INT07/ AN07		General-purpose I/O port. These pins are also used for external interrupt input (INT07), A/D analog input (AN07).

Pin no.	Pin name	Circuit type	Description		
23	P10/U10	G	G General-purpose I/O port. These pins are also used for UART/SIO ch0 data input.		
24	P11/U00		General-purpose I/O port. These pins are also used for UART/SIO ch0 data output.		
25	P12/UCK0/ EC0		General-purpose I/O port. These pins are also used for UART/SIO ch0 clock I/O (UCK0) and 8/16-bit compound timer ch0 clock input (EC0).		
26	P13/TRG0/ ADTG	н	General-purpose I/O port. These pins are also used for 16-bit PPG ch0 trigger input (TRG0) and A/D trigger input (ADTG).		
27	P14/PPG0		General-purpose I/O port. These pins are also used for 16-bit PPG ch0 output.		
28	P15		General-purpose I/O port.		

### **■ I/O CIRCUIT TYPE**

Туре	Circuit	Remarks
А	X1 (X1A) X0 (X0A) Standby control	<ul> <li>Oscillation circuit</li> <li>Main-clock         Feedback resistance value: approx. 1 MΩ</li> <li>Sub-clock         Feedback resistance: 10 MΩ         (MB95FV100B:without dumping resistance)</li> </ul>
В	₹ R	Only for input     Hysteresis input only for MASK product     With pull-down resistor only for MASK product
B'		Hysteresis input only for MASK product
D	Pull-up control  Nch  A/D control  Standby control  External interrupt control	CMOS output     Hysteresis input     Analog input     Pull-up control is available.
E	Pull-up control Pch Nch Analog input Standby control External interrupt control	<ul> <li>CMOS output</li> <li>CMOS intput</li> <li>Hysteresis input</li> <li>Analog input</li> <li>Pull-up control is available.</li> </ul>



#### **■ HANDLING DEVICES**

Preventing Latchup

Care must be taken to ensure that maximum voltage ratings are not exceeded when it is used.

Latchup may occur on CMOS ICs if voltage higher than  $V_{\text{CC}}$  or lower than  $V_{\text{SS}}$  is applied to input and output pins other than medium- and high-withstand voltage pins or if higher than the rating voltage is applied between  $V_{\text{CC}}$  and  $V_{\text{SS}}$ .

When latchup occurs, power supply current increases rapidly and might thermally damage elements.

Also, take care to prevent the analog power supply voltage (AVcc) and analog input voltage from exceeding the digital power supply voltage (Vcc) when the analog system power supply is turned on or off.

Stable Supply Voltage

Supply voltage should be stabilized.

A sudden change in power-supply voltage may cause a malfunction even within the guaranteed operating range of the Vcc power-supply voltage.

For stabilization, in principle, keep the variation in Vcc ripple (p-p value) in a commercial frequency range (50 Hz to 60 Hz) not to exceed 10% of the Vcc value and suppress the voltage variation so that the transient variation rate does not exceed 0.1 V/ms during a momentary change such as when the power supply is switched.

• Treatment of Unused Input Pin

An unused input pin may cause a malfunction if it is left open. It should be connected to a pull-up or pull-down resistor.

Treatment of Power Supply Pins on A/D Converter

Connect to be AVcc = Vcc and AVss = Vss even if the A/D converter is not in use.

• Precautions for Use of External Clock

Even when an external clock is used, oscillation stabilization wait time is required for power-on reset, wake-up from subclock mode or stop mode.

Precaution against Noise to the External Reset Pin (RST)

An input of a reset pulse below the specified level to the external reset pin  $(\overline{RST})$  may cause malfunctions. Be sure not to allow an input of a reset pulse below the specified level to the external reset pin  $(\overline{RST})$ .

#### ■ PROGRAMMING AND ERASE FLASH MEMORY ON THE MB95F136H

#### 1. Flash Memory

The flash memory is located between 8000<sub>H</sub> and FFFF<sub>H</sub> in the CPU memory map and incorporates a flash memory interface circuit that allows read access and program access from the CPU to be performed in the same way as mask ROM. Programming and erasing flash memory is also performed via the flash memory interface circuit by executing instructions in the CPU. This enables the flash memory to be updated in place under the control of the CPU, providing an efficient method of updating program and data.


#### 2. Flash Memory Features

- 32 K byte x 8-bit configuration
- Automatic programming algorithm (Embedded algorithm\*)
- Data polling and toggle bit for detection of program/erase completion
- Detection of program/erase completion via CPU interrupt
- Compatible with JEDEC-standard commands
- No. of program / erase cycles: Minimum 10,000
- \*: Embedded Algorithm is a trademark of Advanced Micro Devices.

### 3. Procedure for Programming and Erasing Flash Memory

Programming and reading flash memory cannot be performed at the same time. Accordingly, to program or erase flash memory, the program must first be copied from flash memory to RAM so that programming can be performed without program access from flash memory.

#### 4. Flash Memory Status Register (FMS)



#### 5. Memory Space

The memory space for the CPU access and for the parallel flash programmer access is listed below.

Memory size	CPU address	Programmer address
32 K bytes	FFFFн to 8000н	1FFFFн to 18000н

### 6. Flash Programmer Adaptor and Recommended Flash Programmers

Package	Applicable adapter model	Parallel programmers
FPT-28P-M17	TEF110-95F136HSPF	AF9708 (Ver 02.35G or more) AF9709/B (Ver 02.35G or more) AF9723+AF9834 (Ver 02.08E or more)

Notes: • For information on applicable adapter models and parallel programmers, contact the following: Flash Support Group, Inc. TEL: (81)53-428-8380


#### 7. Flash Content Protection

Flash content can be read using parallel / serial programmer if the flash content protection mechanism is not activated.

One predefined area of the flash (8000H) is assigned to be used for preventing the read access of flash content. If the protection code "01H" is written in this address (8000H), the flash content cannot be read by any parallel / serial programmer.

Note: The program written into the flash cannot be verified once the flash protection code is written ("01H" in 8000H). It is advised to write the flash protection code at last.


### **■ BLOCK DIAGRAM**



### **■ CPU CORE**

### 1. Memory space

Memory space of the MB95130H series is 64 Kbytes and consists of I/O area, data area, and program area. The memory space includes special-purpose areas such as the general-purpose registers and vector table. Memory map of the MB95130H series shown in below.



### 2. Register

The MB95130H series has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The dedicated registers are as follows:

Program counter (PC) : A 16-bit register to indicate locations where instructions are stored.

Accumulator (A) : A 16-bit register for temporary storage of arithmetic operations. In the case of

an 8-bit data processing instruction, the lower one byte is used.

Temporary accumulator (T): A 16-bit register which performs arithmetic operations with the accumulator.


In the case of an 8-bit data processing instruction, the lower one byte is used.

Index register (IX) : A 16-bit register for index modification


Extra pointer (EP) : A 16-bit pointer to point to a memory address. Stack pointer (SP) : A 16-bit register to indicate a stack area.

Program status (PS) : A 16-bit register for storing a register bank pointer, a direct bank pointer, and


a condition code register



The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and a direct bank pointer (DP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)



The RP indicates the address of the register bank currently being used. The relationship between the content of RP and the real address conforms to the conversion rule illustrated below:



The DP specifies the area for mapping instructions (16 different instructions such as MOV A, dir) using direct addresses to 0080<sub>H</sub> to 00FF<sub>H</sub>.

Direct bank pointer (DP2 to DP0)	Specified address area	Mapping area
Don't care	0000н to 007Fн	0000н to 007Fн (without mapping)
000в (initial value)		0080н to 00FFн (without mapping)
001в		0100н to 017Fн
010в		0180н to 01FFн
011в	0080н to 00FFн	0200н to 027Fн
011в 100в	OGGORIO GOLLI	0280н to 02FFн
101в		0300н to 037Fн
110в		0380н to 03FFн
111в		0400н to 047Fн

The CCR consists of the bits indicating arithmetic operation results or transfer data contents and the bits that control CPU operations at interrupt.

H flag : Set to "1" when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared to "0" otherwise. This flag is for decimal adjustment instructions.

I flag : Interrupt is enabled when this flag is set to "1". Interrupt is disabled when this flag is set to "0". The flag is set to "0" when reset.

IL1, IL0 : Indicates the level of the interrupt currently enabled. Processes an interrupt only if its request level is higher than the value indicated by this bit.

IL1	IL0	Interrupt level	Priority
0	0	0	High
0	1	1	<b>↑</b>
1	0	2	<u> </u>
1	1	3	Low = no interruption

N flag : Set to "1" if the MSB is set to "1" as the result of an arithmetic operation. Cleared to "0" when the

Z flag : Set to "1" when an arithmetic operation results in 0. Cleared to "0" otherwise.


V flag : Set to "1" if the complement on 2 overflows as a result of an arithmetic operation. Cleared to "0" otherwise

C flag : Set to "1" when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared to "0" otherwise. Set to the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided:

General-purpose registers: 8-bit data storage registers

The general-purpose registers are 8 bits and located in the register banks on the memory. One bank contains eight registers. Up to a total of 32 banks can be used on the MB95130H series. The bank currently in use is indicated by the register bank pointer (RP).



### ■ I/O MAP

Address	Register abbreviation	Register name	R/W	Initial value
0000н	PDR0	Port 0 data register	R/W	00000000В
0001н	DDR0	Port 0 direction register	R/W	00000000В
0002н	PDR1	Port 1 data register	R/W	0000000
0003н	DDR1	Port 1 direction register	R/W	0000000В
0004н	_	(Vacancy)	_	_
0005н	WATR	Oscillation stabilization wait time setting register	R/W	111111111
0006н	PLLC	PLL control register	R/W	00000000В
0007н	SYCC	System clock control register	R/W	1010X011в
0008н	STBC	Standby control register	R/W	00000000В
0009н	RSRR	Reset source register	R	XXXXXXX
000Ан	TBTC	Timebase timer control register	R/W	00000000В
000Вн	WPCR	Watch prescaler control register	R/W	00000000В
000Сн	WDTC	Watchdog timer control register	R/W	00000000В
000Dн to 0027н	_	(Vacancy)	_	_
0028н	PDRF	Port F data register	R/W	0000000В
0029н	DDRF	Port F direction register	R/W	00000000В
002Ан	PDRG	Port G data register	R/W	0000000В
002Вн	DDRG	Port G direction register	R/W	00000000В
002Сн	PUL0	Port 0 pull-up register	R/W	00000000В
002Dн	PUL1	Port 1 pull-up register	R/W	00000000В
002Ен to 0034н	_	(Vacancy)		_
0035н	PULG	Port G pull-up register	R/W	0000000В
0036н	T01CR1	8/16-bit compound timer 01 control status register 1 ch0	R/W	0000000В
0037н	T00CR1	8/16-bit compound timer 00 control status register 1 ch0	R/W	00000000
0038н	_	(Vacancy)		
0039н	_	(Vacancy)		
003Ан	PC01	8/16-bit PPG1 control register ch0	R/W	00000000В
003Вн	PC00	8/16-bit PPG0 control register ch0	R/W	0000000В
003Сн to 0041н	_	(Vacancy)	_	_

Address	Register abbreviation	Register name	R/W	Initial value
0042н	PCNTH0	16-bit PPG status control register (Upper byte) ch0	R/W	00000000В
0043н	PCNTL0	16-bit PPG status control register (Lower byte) ch0	R/W	00000000В
0044н to 0047н	_	(Vacancy)	_	_
0048н	EIC00	External interrupt circuit control register ch0/1	R/W	00000000B
0049н	EIC10	External interrupt circuit control register ch2/3	R/W	00000000В
004Ан	EIC20	External interrupt circuit control register ch4/5	R/W	00000000В
004Вн	EIC30	External interrupt circuit control register ch6/7	R/W	00000000В
004Сн to 004Fн	_	(Vacancy)		_
0050н	SCR	LIN-UART serial control register	R/W	0000000В
0051н	SMR	LIN-UART serial mode register	R/W	00000000В
0052н	SSR	LIN-UART serial status register	R/W	00001000в
0053н	RDR/TDR	LIN-UART reception/transmission data register	R/W	00000000В
0054н	ESCR	LIN-UART extended status control register	R/W	00000100в
0055н	ECCR	LIN-UART extended communication control register	R/W	000000XX <sub>B</sub>
0056н	SMC10	UART/SIO serial mode control register 1 ch0	R/W	00000000В
0057н	SMC20	UART/SIO serial mode control register 2 ch0	R/W	00100000в
0058н	SSR0	UART/SIO serial status register ch0	R/W	0000001в
0059н	TDR0	UART/SIO serial output data register ch0	R/W	0000000В
005Ан	RDR0	UART/SIO serial input data register ch0	R	0000000В
005Вн to 006В	_	(Vacancy)	_	_
006Сн	ADC1	A/D control register 1	R/W	0000000В
006Dн	ADC2	A/D control register 2	R/W	0000000В
006Ен	ADDH	A/D data register (Upper byte)	R/W	0000000В
006Fн	ADDL	A/D data register (Lower byte)	R/W	0000000В
0070н	WCSR	Watch counter status register	R/W	0000000В
0071н	—	(Vacancy)		_
0072н	FSR	Flash memory status register	R/W	000Х0000в
0073н	SWRE0	Flash memory sector writing control register 0	R/W	0000000В
0074н	SWRE1	Flash memory sector writing control register 1	R/W	0000000В
0075н	_	(Vacancy)	_	_

Address	Register abbreviation	Register name	R/W	Initial value
0076н	WREN	Wild register address compare enable register	R/W	0000000В
0077н	WROR	Wild register data test setting register	R/W	0000000В
0078н	_	(Mirror of register bank pointer (RP) and direct bank pointer (DP))		_
0079н	ILR0	Interrupt level setting register 0	R/W	111111111В
007Ан	ILR1	Interrupt level setting register 1	R/W	111111111В
007Вн	ILR2	Interrupt level setting register 2	R/W	111111111В
007Сн	ILR3	Interrupt level setting register 3	R/W	111111111
007Dн	ILR4	Interrupt level setting register 4	R/W	111111111В
007Ен	ILR5	Interrupt level setting register 5	R/W	111111111
007Fн	_	(Vacancy)		_
0F80н	WRARH0	Wild register address setting register (Upper byte) ch0	R/W	0000000В
0F81н	WRARL0	Wild register address setting register (Lower byte) ch0	R/W	0000000в
0F82н	WRDR0	Wild register data setting register ch0	R/W	00000000в
0F83н	WRARH1	Wild register address setting register (Upper byte) ch1	R/W	0000000В
0F84н	WRARL1	Wild register address setting register (Lower byte) ch1	R/W	0000000В
0F85н	WRDR1	Wild register data setting register ch1	R/W	0000000В
0F86н	WRARH2	Wild register address setting register (Upper byte) ch2	R/W	0000000В
0F87н	WRARL2	Wild register address setting register (Lower byte) ch2	R/W	0000000В
0F88н	WRDR2	Wild register data setting register ch2	R/W	0000000В
0F89н to 0F91н	_	(Vacancy)	_	_
0F92н	T01CR0	8/16-bit compound timer 01 control status register 0 ch0	R/W	0000000в
0F93н	T00CR0	8/16-bit compound timer 00 control status register 0 ch0	R/W	0000000в
0F94н	T01DR	8/16-bit compound timer 01 data register ch0	R/W	0000000в
0F95н	T00DR	8/16-bit compound timer 00 data register ch0	R/W	00000000в
0F96н	TMCR0	8/16-bit compound timer 00/01 timer mode control register ch0	R/W	0000000В
0F97н to 0F9Вн	_	(Vacancy)	_	_
0F9Cн	PPS01	8/16-bit PPG1 cycle setting buffer register ch0	R/W	111111111
0F9Dн	PPS00	8/16-bit PPG0 cycle setting buffer register ch0	R/W	111111111В
0F9Ен	PDS01	8/16-bit PPG1 duty setting buffer register ch0	R/W	111111111
0F9Fн	PDS00	8/16-bit PPG0 duty setting buffer register ch0	R/W	111111111

Address	Register abbreviation	Register name	R/W	Initial value
0FA0н to 0FA3н	_	(Vacancy)		_
0FA4н	PPGS	8/16-bit PPG starting register	R/W	0000000В
0FA5н	REVC	8/16-bit PPG output inversion register	R/W	0000000в
0FA6н to 0FA9н	_	(Vacancy)		_
0ГААн	PDCRH0	16-bit PPG down counter register (Upper byte) ch0	R	0000000В
0FAВн	PDCRL0	16-bit PPG down counter register (Lower byte) ch0	R	0000000В
0FAСн	PCSRH0	16-bit PPG cycle setting buffer register (Upper byte) ch0	R/W	11111111В
0FADн	PCSRL0	16-bit PPG cycle setting buffer register (Lower byte) ch0	R/W	11111111В
0FAEн	PDUTH0	16-bit PPG duty setting buffer register (Upper byte) ch0	R/W	11111111В
0FAFн	PDUTL0	16-bit PPG duty setting buffer register (Lower byte) ch0	R/W	111111111
0FB0н to 0FBBн	_	(Vacancy)	_	_
0FBCн	BGR1	LIN-UART baud rate generator register 1	R/W	0000000В
0FBDн	BGR0	LIN-UART baud rate generator register 0	R/W	0000000В
0FBEн	PSSR0	UART/SIO prescaler selection register ch0	R/W	0000000В
0FBFн	BRSR0	UART/SIO baud rate setting register ch0	R/W	0000000В
0FC0н to 0FC2н	_	(Vacancy)	_	_
0FC3н	AIDRL	A/D input disable register (Lower byte)	R/W	0000000В
0FC4н to 0FE2н	_	(Vacancy)	_	_
0FE3н	WCDR	Watch counter data register	R/W	00111111в
0FE4н to 0FE9н	_	(Vacancy)		_
0FEAн	CSVCR	Clock supervisor control register	R/W	00011100в
0FEBн to 0FEDн	_	(Vacancy)	_	_
0FEEн	ILSR	Input level select register	R/W	0000000в
0FEFн	WICR	Interrupt pin control register	R/W	01000000в
0FF0н to 0FFFн	_	(Vacancy)	_	_

Read/write access symbolsR/W : Readable and Writable

R: Read only W: Write only

· Initial value symbols

0 : The initial value of this bit is "0".1 : The initial value of this bit is "1".

X : The initial value of this bit is undefined.

### **■ INTERRUPT SOURCE TABLE**


	Interrupt	Vector tab	le address	Bit name of	Same level
Interrupt source	request	Upper	Lower	interrupt level setting register	priority order (at simultaneous occurrence)
External interrupt ch0	IRQ0	FFFA⊦⊦	FFFB⊦ı	L00 [1 : 0]	High
External interrupt ch4	INQU	FFFAH	ГГГОН	L00 [1 : 0]	
External interrupt ch1	- IRQ1	FFF8⊦	FFF9 <sub>H</sub>	1.04 [4 . 0]	<b>1</b>
External interrupt ch5	INQI	ГГГОН	FFF9H	L01 [1 : 0]	1 1
External interrupt ch2	IDO	EEE6	ГГГ7	1.00 [1 . 0]	
External interrupt ch6	IRQ2	FFF6⊦	FFF7 <sub>H</sub>	L02 [1 : 0]	
External interrupt ch3	IDOs	FFF4	FFFF	1.00.14 . 01	1
External interrupt ch7	IRQ3	FFF4 <sub>H</sub>	FFF5⊦	L03 [1 : 0]	
UART/SIO ch0	IRQ4	FFF2 <sub>H</sub>	FFF3 <sub>H</sub>	L04 [1:0]	
8/16-bit compound timer ch0 (Lower)	IRQ5	FFF0 <sub>H</sub>	FFF1 <sub>H</sub>	L05 [1 : 0]	
8/16-bit compound timer ch0 (Upper)	IRQ6	FFEEH	FFEF <sub>H</sub>	L06 [1 : 0]	
LIN-UART (reception)	IRQ7	FFECH	FFEDH	L07 [1:0]	1
LIN-UART (transmission)	IRQ8	FFEA⊦	FFEB⊦	L08 [1:0]	1
(Unused)	IRQ9	FFE8 <sub>H</sub>	FFE9⊦	L09 [1 : 0]	1
(Unused)	IRQ10	FFE6⊦	FFE7 <sub>H</sub>	L10 [1:0]	1
(Unused)	IRQ11	FFE4⊦	FFE5⊦	L11 [1:0]	1
8/16-bit PPG ch0 (Upper)	IRQ12	FFE2 <sub>H</sub>	FFE3 <sub>H</sub>	L12 [1 : 0]	
8/16-bit PPG ch0 (Lower)	IRQ13	FFE0 <sub>H</sub>	FFE1 <sub>H</sub>	L13 [1 : 0]	1
(Unused)	IRQ14	FFDEH	FFDF <sub>H</sub>	L14 [1 : 0]	]
16-bit PPG ch0	IRQ15	FFDCH	FFDD⊦	L15 [1 : 0]	]
(Unused)	IRQ16	FFDA <sub>H</sub>	FFDB⊦	L16 [1 : 0]	]
(Unused)	IRQ17	FFD8⊦	FFD9⊦	L17 [1:0]	1
10-bit A/D converter	IRQ18	FFD6 <sub>H</sub>	FFD7 <sub>H</sub>	L18 [1 : 0]	1
Timebase timer	IRQ19	FFD4 <sub>H</sub>	FFD5⊦	L19 [1 : 0]	]
Watch prescaler/counter	IRQ20	FFD2 <sub>H</sub>	FFD3 <sub>H</sub>	L20 [1 : 0]	]
(Unused)	IRQ21	FFD0⊦	FFD1 <sub>H</sub>	L21 [1 : 0]	]
(Unused)	IRQ22	FFCE <sub>H</sub>	FFCF <sub>H</sub>	L22 [1 : 0]	] 🔻
FLASH	IRQ23	FFCCH	FFCD⊦	L23 [1 : 0]	Low

### **■ ELECTRICAL CHARACTERISTICS**

### 1. Absolute Maximum Ratings

Parameter	Symbol	Rat	ting	Unit	Remarks	
Parameter	Syllibol	Min	Max	Ullit	nemarks	
Power supply voltage*1	Vcc, AVcc	Vss - 0.3	Vss + 6.0	V	*2	
	AVR	Vss - 0.3	Vss + 6.0		*2 MB95FV100B-103 only	
Input voltage*1	Vı	Vss - 0.3	Vss + 6.0	V	*3	
Output voltage*1	Vo	Vss - 0.3	Vss + 6.0	V	*3	
Maximum clamp current	<b>I</b> CLAMP	- 2.0	+ 2.0	mA	Applicable to pins*4	
Total maximum clamp current	ΣΙΙCLAMPΙ		20	mA	Applicable to pins*4	
"L" level maximum	l <sub>OL1</sub>		15	mA	Other than PF0 to PF1	
output current	lol2		15	1117	PF0 to PF1	
"L" level average current	lolav1		4	mA	Other than PF0 to PF1 Average output current = operating current × operating ratio (1 pin)	
E level average dariem	lolav2		12	1117	PF0 to PF1 Average output current = operating current × operating ratio (1 pin)	
"L" level total maximum output current	ΣΙοι	_	100	mA		
"L" level total average output current	$\Sigma$ lolav	_	50	mA	Total average output current = operating current × operating ratio (total of pins)	
"H" level maximum	<b>І</b> он1		– 15	Л	Other than PF0 to PF1	
output current	10н2		– 15	mA	PF0 to PF1	
"H" level average current	Iohav1		- 4	mA	Other than PF0 to PF1 Average output current = operating current × operating ratio (1 pin)	
The level average current	lohav2		- 8	IIIA	PF0 to PF1 Average output current = operating current × operating ratio (1 pin)	
"H" level total maximum output current	ΣІон	_	- 100	mA		
"H" level total average output current	ΣΙοнαν	_	- 50	mA	Total average output current = operating current × operating ratio (total of pins)	
Power consumption	Pd	_	320	mW		
Operating temperature	TA	- 40	+ 85	°C	Other than MB95FV100B-103	
Storage temperature	Tstg	- 55	+ 150	°C		

- \*1 : The parameter is based on AVcc = Vss = 0.0 V.
- \*2: Apply equal potential to AVcc and Vcc. AVR should not exceed AVcc + 0.3 V.
- \*3: V<sub>I1</sub> and V<sub>O</sub> should not exceed V<sub>CC</sub> + 0.3 V. V<sub>I1</sub> must not exceed the rating voltage. However, if the maximum current to/from an input is limited by some means with external components, the I<sub>CLAMP</sub> rating supersedes the V<sub>I1</sub> rating.
- \*4: Applicable to pins: P00 to P07, P10 to P15, PF0 to PF1
  - Use within recommended operating conditions.
  - Use at DC voltage (current).
  - The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.
  - The value of the limiting resistance should be set so that when the + B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
  - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input
    potential may pass through the protective diode and increase the potential at the VCC pin, and this may
    affect other devices.
  - Note that if the + B signal is inputted when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
  - Note that if the + B input is applied during power-on, the power supply is provided from the pins and the resulting power supply voltage may not be sufficient to operate the power-on reset.
  - Care must be taken not to leave the + B input pin open.
  - Sample recommended circuits :




WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

### 2. Recommended Operating Conditions

(AVss = Vss = 0.0 V)

Parameter	Symbol	Va	lue	Unit	Remarks
raiailletei	Syllibol	Min	Max	Oilit	nemarks
		2.5*1	5.5*2		At normal operating
Davier aventu valtana	Vcc,	2.6	5.5	V	MB95FV100B-103
Power supply voltage	AVcc	2.4	5.5*2	v	Retain status of stop operation
Smoothing capacitor	Cs	0.1	1.0	μF	*3
Operating temperature	TA	- 40	+ 85	°C	Other than MB95FV100B-103

- \*1: The values vary with the operating frequency.
- \*2: The value is 2.9 V when the low voltage detection reset is used.
- \*3: Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. A bypass capacitor of Vcc pin must have a capacitance value higher than Cs. For connection of smoothing capacitor Cs, see the diagram below



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

> Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

> No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

### 3. DC Characteristics

 $(Vcc = AVcc = 5.0 \text{ V}, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \,^{\circ}\text{C to } + 85 \,^{\circ}\text{C [MB95FV100B-103 is T}_{A} = +25 \,^{\circ}\text{C]})$ 

Dougrandou	Sym	Din nama	Condi-		Value		Unit	Domorko	
Parameter	bol	Pin name	tions	Min	Тур	Max	Unit	Remarks	
	VIH1	P04(at SIN selection), P10(at UI selection)	*1	0.7 Vcc	_	Vcc + 0.3	٧	At selecting of CMOS input level (hysteresis input)	
"H" level input voltage	VIHS1	P00 to P07, P10 to P15, PF0 to PF1, PG1, PG2	*1	0.8 Vcc	l	Vcc + 0.3	٧	Hysteresis input	
	V <sub>ІНМ</sub>	RST, MOD		0.7 Vcc		Vcc + 0.3	V	CMOS input (FLASH product)	
	VIHM	TIOT, WIOD		0.8 Vcc		Vcc + 0.3	٧	Hysteresis input (MASK product)	
"L" level input voltage	VıL	P04(at SIN selection), P10(at UI selection)	*1	Vss - 0.3		0.3 Vcc	٧	At selecting of CMOS input level (hysteresis input)	
	VILS	P00 to P07, P10 to P16, PF0 to PF1, PG1, PG2	*1	Vss - 0.3	_	0.2 Vcc	٧	Hysteresis input	
	VILM	RST, MOD	_	Vss - 0.3	_	0.3 Vcc	٧	CMOS input (FLASH product)	
	VILM		_	Vss - 0.3		0.2 Vcc	٧	Hysteresis input (MASK product)	
"H" level output	V <sub>OH1</sub>	Output pin other than PF0 to PF1	I <sub>OH</sub> = - 4.0 mA	4.0			٧		
voltage	V <sub>OH2</sub>	PF0 to PF1	I <sub>OH</sub> = - 8.0 mA	4.0			V		
"L" level output voltage	V <sub>OL1</sub>	Output pin other than PF0 to PF1	loL = 4.0 mA	_		0.4	V	When no clock su- pervisor is specified	
	V <sub>OL2</sub>	PF0 to PF1	IoL = 12 mA		_	0.4	V		
Input leakage current (High-Z output leakage current)	lu	P00 to P07, P10 to P16, PF0 to PF1, PG0 to PG1	0.0 V < V <sub>I</sub> < Vcc	- 5	—	+ 5	μА	When no pull-up resistor is specified	

(Continued)

 $^{\prime}$  (Vcc = AVcc = 5.0 V, AVss = Vss = 0.0 V, T<sub>A</sub> = -40 °C to +85 °C [MB95FV100B-103 is T<sub>A</sub> = +25 °C])

	Boromotor Sym- Din name		Canditions		Value			Damada
Parameter	bol	Pin name	Conditions	Min	Тур	Max	Unit	Remarks
Pull-up resistor	Rpull	P00 to P07, P10 to P16, PF0 to PF1, PG0 to PG1	V <sub>I</sub> = 0.0 V	25	50	100	kΩ	When pull-up resistor is specified
Pull-down resistor	Rмор	MOD	V <sub>I</sub> = Vcc	50	100	200	kΩ	MASK product only
			Vcc=5.5V		T.B.D	T.B.D	mA	FLASH product
			Fch = 20 MHz		_		mA	MASK product
locs  Power supply current*3		fmp = 10 MHz Main clock mode (divided by 2)	_	30	35	mA	FLASH product (at FLASH writing and erasing)	
	Iccs	Vcc	Vcc=5.5V FcH = 20 MHz fmp = 10 MHz Main Sleep mode (divided by 2)	_	T.B.D	T.B.D	mA	
	Iccl	(external clock operation)	Vcc=5.5V FcL = 32 kHz fmpl = 16 kHz Subclock mode (divided by 2) , TA = +25 °C	_	45	100	μА	
	IccLs		Vcc=5.5V FcL = 32 kHz fmpl = 16 kHz Sub sleep mode (divided by 2) , TA = +25 °C	_	10	81	μА	

(Continued)

 $(Vcc = AVcc = 5.0 \text{ V, AVss} = Vss = 0.0 \text{ V, T}_{A} = -40 \text{ }^{\circ}\text{C to } + 85 \text{ }^{\circ}\text{C [MB95FV100B-103 is T}_{A} = +25 \text{ }^{\circ}\text{C]})$ 

Parameter	Sym-	Pin name	Conditions	Conditions			Unit	Remarks
Parameter	bol	Pin name	Conditions	Min	Тур	Max	Unit	nemarks
	Ісст		Vcc=5.5V FcL = 32 kHz Watch mode Main stop mode T <sub>A</sub> = +25 °C	_	4.6	27	μΑ	
			Vcc=5.5V	_	T.B.D	T.B.D	mA	FLASH product
	ICCMPLL	Vcc	FcH = 4 MHz fmp = 10 MHz Main PLL mode (multiplied by 2.5)	_	_	_	mA	MASK product
Power supply current*3	(external clock operation)	$Vcc=5.5V$ $FcL=32 \text{ kHz}$ $fmpl=128 \text{ kHz}$ $Sub \text{ PLL mode}$ $(multiplied \text{ by 4}),$ $T_A=+25 \text{ °C}$	_	160	400	μΑ		
Cultoni	Істѕ		Vcc=5.5V FcH = 10 MHz Timebase timer mode TA = +25 °C		0.15	1.1	mA	
	Іссн		Vcc=5.5V Substop mode T <sub>A</sub> = +25 °C	_	5	20	μΑ	
	l <sub>A</sub>		Vcc=5.5V FcH = 10 MHz At A/D converting	_	2.4	4.7	mA	
	Іан	AVcc	Vcc=5.5V FcH = 10 MHz At A/D converting stop TA = +25 °C	_	1	5	μА	
Input capacitance	Cin	Other than AVcc, AVss, Vcc, and Vss	_	_	5	15	pF	

<sup>\*1 :</sup> The power-supply current is determined by the external clock.

- Refer to "4. AC characteristics (1) Clock Timing" for FcH and FcL.
- Refer to "4. AC characteristics (2) Source Clock/Machine Clock" for fmp and fmpl.

<sup>\*</sup>If you select the "low voltage detection" and "clock supervisor clock" as the option, please adds the value at "9. Low Voltage Detection" and "10. Clock Supervisor Clock" to above supply current.


### 4. AC Characteristics

### (1) Clock Timing

 $(Vcc = 5.0 \text{ V}, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \,^{\circ}\text{C to } + 85 \,^{\circ}\text{C})$ 


					5.0 V, 7 V			<u>, , , , , , , , , , , , , , , , , , , </u>
Parameter	Sym-	Pin	Condi-		Value		Unit	Remarks
raidilletei	bol	F	tions	Min	Тур	Max	Oilit	Hemarks
				1	_	10	MHz	When using Main oscillation circuit
	_	V0 V4		1		20	MHz	When using external clock
	Fсн	X0, X1		3		10	MHz	Main PLL multiplied by 1
Clock frequency				3		5	MHz	Main PLL multiplied by 2
olook iroquolloy				3		4	MHz	Main PLL multiplied by 2.5
	FcL	X0A,		_	32.768		kHz	When using Sub oscillation circuit
	FCL	X1A		_	32.768		kHz	When using sub PLL Vcc = 2.3 V to 3.6 V
	<b>4</b>	V0 V1	_	100	_	1000	ns	When using Main oscillation circuit
Clock cycle time	<b>t</b> HCYL	X0, X1		50	_	1000	ns	When using Sub oscillation circuit
	<b>t</b> LCYL	X0A, X1A		_	30.5		μS	Subclock
Input clock pulse width	twH1 twL1	X0		10	_		ns	When using external clock
Input clock pulse width	twH2	X0A			15.2		μS	Duty ratio is about 30% to 70%.
Input clock rise time and fall time	tcr tcr	X0, X0A			_	5	ns	When using external clock

• X0 and X1 Timing and Applying Conditions




• Main Clock Applying Conditions


When using a crystal or ceramic oscillator



When using external clock




• X0A and X1A Timing and Applying Conditions




• Subclock Applying Conditions

When using a crystal or ceramic oscillator



When using external clock




### (2) Source Clock/Machine Clock

$$(Vcc = 5.0 \text{ V}, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \,^{\circ}\text{C to} + 85 \,^{\circ}\text{C})$$

Parameter	Sym-	Pin		Value		Unit	Remarks	
Parameter	bol	name	Min	Тур	Max	Oilit	Hemarks	
Source clock*1	SCLK		100		2000	ns	When using Main clock Min: FcH = 10 MHz, PLL multiplied by 1 Max: FcH = 1 MHz, divided by 2	
(Clock before setting division)	JOLK		7.6		61.0	μS	When using Subclock Min : $F_{CL} = 32$ kHz, PLL multiplied by 4 Max : $F_{CL} = 32$ kHz, divided by 2	
Source clock frequency	<b>f</b> sp	_	0.5	_	10.0	MHz	When using Main clock	
Source clock frequency	f <sub>spl</sub>		16.384	_	131.072	kHz	When using Subclock	
Machine clock*2 (Minimum instruction	MCLK		100		32000	ns	When using Main clock Min : SLCK = 10 MHz, no division Max : SLCK = 0.5 MHz, divided by 16	
execution time)	WOLK		7.6		976.5	μS	When using Subclock Min : SLCK = 131 kHz, no division Max : SLCK = 16 kHz, divided by 16	
Machine clock	f <sub>mp</sub>		0.031		10.000	MHz	When using Main clock	
frequency	f <sub>mpl</sub>		1.024		131.072	kHz	When using Subclock	

<sup>\*1:</sup> Clock before setting division due to machine clock division ratio selection bit (SYCC: DIV1 and DIV0). This source clock is divided by the machine clock division ratio selection bit (SYCC: DIV1 and DIV0), and it becomes the machine clock. Further, the source clock can be selected as follow.

- Main clock divided by 2
- PLL multiplication of main clock (select from 1, 2, 2.5 multiplication)
- Subclock divided by 2
- PLL multiplication of subclock (select from 2, 3, 4 multiplication)
- \*2: Operation clock of the microcontroller. Machine clock can be selected as follow.
  - Source clock (no division)
  - Source clock divided by 4
  - Source clock divided by 8
  - Source clock divided by 16




### (3) Reset Timing

$$(Vcc = 5.0 \text{ V}, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \,^{\circ}\text{C to} + 85 \,^{\circ}\text{C})$$

Parameter	Symbol	Value		Unit	Remarks
Farameter	Symbol	Min	Max	Oilit	nemarks
		2 MCLK*1	_	ns	At normal operating
RST "L" level pulse width	<b>t</b> RSTL	Oscillation time of oscillator*2 + 100	_	ns	At stop mode, subclock mode, Sub sleep mode, and watch mode
		100	_	μS	At timebase timer mode

- \*1: Refer to " (2) Source Clock/Machine Clock" for MCLK.
- \*2: Oscillation time of oscillator is the time that the amplitude reaches 90 %. In the crystal oscillator, the oscillation time is between several ms and tens of ms. In FAR/ceramic oscillators, the oscillation time is between hundreds of µs and several ms. In the external clock, the oscillation time is 0 ms.




### (4) Power-on Reset

(AVss = Vss = 0.0 V, 
$$T_A = -40 \, ^{\circ}\text{C}$$
 to  $+85 \, ^{\circ}\text{C}$ )

Parameter	Symbol	Conditions	Va	lue	Unit	Remarks	
Farameter	Syllibol	Conditions	Min	Max	Oilit	Hemaiks	
Power supply rising time	t⊓	_	_	36	ms		
Power supply cutoff time	toff	_	1		ms	Due to repeated operations	

Note: The power supply must be turned on within the selected oscillation stabilization time.




### (5) Peripheral Input Timing

 $(Vcc = 5.0 \text{ V}, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \,^{\circ}\text{C to} + 85 \,^{\circ}\text{C})$ 

Parameter	Symbol	Pin name	Val	lue	Unit	Remarks	
Parameter	Syllibol	riii iiailie	Min	Max	Oill	nemarks	
Peripheral input "H" pulse width	tıшн	INT00 to INT07, EC0,	2 MCLK*	—	ns		
Peripheral input "L" pulse width	tıнı∟	EC1, TRG0/ADTG	2 MCLK*	_	ns		

<sup>\*:</sup> Refer to "(2) Source Clock/Machine Clock" for MCLK.




### (6) UART/SIO, Serial I/O Timing

(Vcc = 5.0 V, AVss = Vss = 0.0 V, 
$$T_A = -40 \, ^{\circ}\text{C}$$
 to  $+85 \, ^{\circ}\text{C}$ )

Parameter	Symbol Pin name Co		Conditions	Val	ue	Unit	Remarks
Farameter	Symbol	Filitianie	Conditions	Min	Max	Oille	nemarks
Serial clock cycle time	tscyc	UCK0		4 MCLK*	_	ns	
$UCK \downarrow \to UO$ time	tslov	UCK0, UO0	Internal clock	<b>– 190</b>	190	ns	
Valid UI → UCK ↑	tıvsн	UCK0, UI0	operation	2 MCLK*		ns	
$UCK \uparrow \to valid \; UI \; hold \; time$	tsнıx	UCK0, UI0		2 MCLK*		ns	
Serial clock "H" pulse width	<b>t</b> shsl	UCK0		4 MCLK*		ns	
Serial clock "L" pulse width	<b>t</b> slsh	UCK0	External	4 MCLK*		ns	
$UCK \downarrow \to UO$ time	tsLov	UCK0, UO0	clock	—	190	ns	
Valid UI → UCK ↑	tıvsн	UCK0, UI0	operation	2 MCLK*		ns	
$UCK \uparrow \to valid \; UI \; hold \; time$	tsнıх	UCK0, UI0		2 MCLK*		ns	

<sup>\*:</sup> Refer to " (2) Source Clock/Machine Clock" for MCLK.




### (7) LIN-UART Timing

ESCR: SCES = 0, ECCR: SCDE = 0

(Vcc = 5.0 V, AVss = Vss = 0.0 V,  $T_A = -40 \, ^{\circ}\text{C}$  to  $+85 \, ^{\circ}\text{C}$ )

Davometer	Sym-	Din nome	Canditions	Va	lue	Heit
Parameter	bol	Pin name	Conditions	Min	Max	Unit
Serial clock cycle time	tscyc	SCK		5 MCLK*		ns
$SCK \uparrow \rightarrow SOT$ delay time	tslovi	SCK, SOT	Internal clock	-95	95	ns
Valid SIN → SCK ↑	<b>t</b> ıvsнı	SCK, SIN	operation output pin : $C_L = 80 \text{ pF} + 1 \text{ TTL}.$	MCLK* + 190		ns
SCK $\uparrow \rightarrow$ valid SIN hold time	tshixi	SCK, SIN		0		ns
Serial clock "L" pulse width	<b>t</b> slsh	SCK		3 MCLK* – t <sub>R</sub>	_	ns
Serial clock "H" pulse width	tshsl	SCK		MCLK* + 95		ns
$SCK \downarrow \to SOT$ delay time	tslove	SCK, SOT	External clock operation output pin :	_	2 MCLK* + 95	ns
Valid SIN → SCK↑	tivshe	SCK, SIN	$C_L = 80 \text{ pF} + 1 \text{ TTL}.$	190	_	ns
$SCK \uparrow \rightarrow Valid SIN hold time$	<b>t</b> shixe	SCK, SIN		MCLK* + 95		ns
SCK fall time	tғ	SCK		_	10	ns
SCK rise time	<b>t</b> R	SCK		_	10	ns

<sup>\*:</sup> Refer to " (2) Source Clock/Machine Clock" for MCLK.




ESCR: SCES = 1, ECCR: SCDE = 0

(Vcc = 5.0 V, AVss = Vss = 0.0 V,  $T_A = -40 \, ^{\circ}\text{C}$  to  $+85 \, ^{\circ}\text{C}$ )

		_	,			
Parameter	Sym-	Pin name	Conditions	Va	lue	Unit
Parameter	bol	Fili Haille	Conditions	Min	Max	Ollit
Serial clock cycle time	tscyc	SCK		5 MCLK*	_	ns
$SCK \uparrow \rightarrow SOT$ delay time	tshovi	SCK, SOT	Internal clock	-95	95	ns
$Valid\;SIN\toSCK\;\!\downarrow$	tıvslı	SCK, SIN	operation output pin : $C_L = 80 \text{ pF} + 1 \text{ TTL}.$	MCLK* + 190	_	ns
$SCK \downarrow \rightarrow Valid SIN hold time$	tslixi	SCK, SIN		0	_	ns
Serial clock "H" pulse width	<b>t</b> shsl	SCK		3 MCLK* – t <sub>R</sub>	_	ns
Serial clock "L" pulse width	<b>t</b> slsh	SCK		MCLK* + 95	_	ns
$SCK \uparrow \rightarrow SOT$ delay time	<b>t</b> shove	SCK, SOT	External clock operation output pin :		2 MCLK* + 95	ns
Valid SIN → SCK $\downarrow$	tivsle	SCK, SIN	C <sub>L</sub> = 80 pF + 1 TTL.	190	_	ns
$SCK \downarrow \rightarrow Valid SIN hold time$	tslixe	SCK, SIN		MCLK* + 95	_	ns
SCK fall time	t⊧	SCK		_	10	ns
SCK rise time	<b>t</b> R	SCK		_	10	ns

<sup>\*:</sup> Refer to " (2) Source Clock/Machine Clock" for MCLK.




ESCR: SCES = 0, ECCR: SCDE = 1

(Vcc = 5.0 V, AVss = Vss = 0.0 V,  $T_A = -40 \, ^{\circ}\text{C}$  to  $+85 \, ^{\circ}\text{C}$ )

Parameter	Sym-	Pin	Conditions	Va	lue	Unit	
raidilletei	bol	name	Conditions	Min	Max		
Serial clock cycle time	tscyc	SCK		5 MCLK*		ns	
$SCK \uparrow \rightarrow SOT$ delay time	<b>t</b> shovi	SCK, SOT		<b>−95</b>	95	ns	
Valid SIN→SCK↓	tıvslı	SCK, SIN	Internal clock operation output pin :	MCLK* + 190	_	ns	
$SCK \downarrow \rightarrow valid SIN hold time$	tslixi	SCK, SIN	$C_L = 80 \text{ pF} + 1 \text{ TTL}.$	0	_	ns	
$SOT \to SCK \downarrow delay\ time$	<b>t</b> sovli	SCK, SOT		_	4 MCLK*	ns	






ESCR: SCES = 1, ECCR: SCDE = 1

(Vcc = 5.0 V, AVss = Vss = 0.0 V,  $T_A = -40 \, ^{\circ}\text{C}$  to  $+85 \, ^{\circ}\text{C}$ )

Parameter	Sym-	Pin name	Conditions	Va	Unit		
Farameter	bol Pin name		Conditions	Min	Max		
Serial clock cycle time	tscyc	SCK		5 MCLK*	_	ns	
$SCK \downarrow \rightarrow SOT$ delay time	tslovi	SCK, SOT		-95	95	ns	
Valid SIN → SCK ↑	tıvsнı	SCK, SIN	Internal clock operation output pin : $C_L = 80 \text{ pF} + 1 \text{ TTL}.$	MCLK* + 190	_	ns	
SCK $\uparrow \rightarrow$ valid SIN hold time	<b>t</b> shixi	SCK, SIN	,	0		ns	
$SOT \rightarrow SCK \uparrow delay time$	tSovні	SCK, SOT			4 MCLK*	ns	


\*: Refer to " (2) Source Clock/Machine Clock" for MCLK.



### (9) Low Voltage Detection

(AVss = Vss = 0.0 V, 
$$T_A = -40 \, ^{\circ}\text{C}$$
 to  $+85 \, ^{\circ}\text{C}$ )

Doromotor	Cymbal		Value		Unit	Domouleo
Parameter	Symbol	Min	Тур	Max	Unit	Remarks
Release voltage	V <sub>DL+</sub>	2.47	2.7	2.93	V	At power-supply rise
Detection voltage	V <sub>DL</sub> -	2.37	2.6	2.83	V	At power-supply fall
Hysteresis width	V <sub>HYS</sub>	70	100	_	mV	
Power-supply start voltage	Voff			2.3	V	
Power-supply end voltage	Von	4.9		_	V	
Power-supply voltage		0.3	_	_	μS	Slope of power supply that reset release signal generates
change time (at power supply rise)	tr	_	3000	_	μS	Slope of power supply that reset release signal generates within rating (V <sub>DL+</sub> )
Power-supply voltage		300		_	μS	Slope of power supply that reset detection signal generates
change time (at power supply fall)	tr	_	300	_	μS	Slope of power supply that reset detection signal generates within rating (V <sub>DL</sub> -)
Reset release delay time	<b>t</b> d1			400	μS	
Reset detection delay time	t <sub>d2</sub>	_		30	μS	
Current consumption		_	38	50	μА	Current consumption only in low voltage detection circuit



### (10) Clock Supervisor Clock

(Vcc = AVcc = 4.5 V to 5.5 V, AVss = Vss = 0.0 V,  $T_{\text{A}} = -40~^{\circ}\text{C}$  to + 85  $^{\circ}\text{C}$ )

Parameter	value Symbol		Unit	Remarks			
Parameter	Symbol	Min	Тур	Max	Offic	nemarks	
Oscillation frequency	fоит	50	100	200	kHz		
Oscillation start time	twk	_	_	10	μS		
Current consumption	_	_	20	36	μS	Current consumption of internal CR oscillator At 100 kHz oscillation	

### 5. A/D Converter


### (1) A/D Converter Electrical Characteristics

(AVcc = Vcc = 4.0 V to 5.5 V, AVss = Vss = 0.0 V,  $T_A = -40$  °C to +85 °C)


Devenuetes	Cumbal		Value	l lm!s	Domostro	
Parameter	Symbol	Min Typ		Max	Unit	Remarks
Resolution		_	_	10	bit	
Total error		- 3.0	_	+ 3.0	LSB	
Linearity error		- 2.5	_	+ 2.5	LSB	
Differential linear error		- 1.9		+ 1.9	LSB	
Zero transition voltage	Vот	AVss – 1.5 LSB	AVss + 0.5 LSB	AVss + 2.5 LSB	٧	
Full-scale transition voltage	V <sub>FST</sub>	AVcc – 3.5 LSB	AVcc – 1.5 LSB	AVcc + 0.5 LSB	V	
Compare time		0.6		16,500	μS	4.5 V ≤ AVcc ≤ 4.5 V
		20		16,500	μS	4.0 V ≤ AVcc < 4.5 V
Compline time		0.6	_	∞	μs	$4.5 \text{ V} \le \text{AVcc} \le 4.5 \text{ V}$ external impedance < at $5.4 \text{ k}\Omega$
Sampling time	_	1.2	_	∞	μS	$4.0 \text{ V} \leq \text{AVcc} < 4.5 \text{ V}$ external impedance < at 2.4 k $\Omega$
Analog input current	lain	-0.3	_	0.3	μΑ	
Analog input voltage range	Vain	AVss	_	AVcc	V	
Reference voltage		AVss + 4.0		AVcc	V	AVcc pin
Reference voltage	lR	_	600	900	μΑ	AVcc pin, During A/D operation
supply current	IRH	_	_	5	μА	AVcc pin, at stop mode

#### (2) Notes on Using A/D Converter

- About the external impedance of analog input and its sampling time
  - A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision.



• To satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the resistor value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value.



· If the sampling time cannot be sufficient, connect a capacitor of about 0.1 μF to the analog input pin.

#### About errors

As IAVcc – AVssl becomes smaller, values of relative errors grow larger.

### (3) Definition of A/D Converter Terms

· Resolution

The level of analog variation that can be distinguished by the A/D converter.

When the number of bits is 10, analog voltage can be divided into  $2^{10} = 1024$ .

· Linearity error (unit : LSB)


The deviation between the value along a straight line connecting the zero transition point ("00 0000 0000" ←  $\rightarrow$  "00 0000 0001") of a device and the full-scale transition point ("11 1111 1111"  $\leftarrow$   $\rightarrow$  "11 1111 1110") compared with the actual conversion values obtained.

Differential linear error (Unit : LSB)


Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.

· Total error (unit: LSB)

Difference between actual and theoretical values, caused by a zero transition error, full-scale transition error, linearity error, quantum error, and noise.







### 6. Flash Memory Program/Erase Characteristics

Parameter		Value			Remarks
Parameter	Min	Тур	Max	Unit	nemarks
Byte programming time		32	3600	μS	Excludes system-level overhead
Erase/program cycle	10,000	_	_	cycle	
Power supply voltage at erase/program	4.5		5.5	V	
Flash data retention time	20*3	_		year	Average T <sub>A</sub> = +85 °C

<sup>\*1 :</sup>  $T_A = +25 \, {}^{\circ}C$ ,  $V_{CC} = 5.0 \, V$ , 10,000 cycles

<sup>\*2 :</sup>  $T_A = +85 \, {}^{\circ}C$ ,  $V_{CC} = 4.5 \, V$ , 10,000 cycles

 $<sup>^*3</sup>$ : This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at +85 °C).


### **■ MASK OPTIONS**

No	Part number	MB95F136HW MB95F136KW MB95F136TW	MB95FV100B-103
	Specifying procedure	Setting disabled	Setting disabled
1	Clock mode select Single clock mode Dual clock mode	Dual clock mode	Changing by the switch on MCU board
2	Selection of oscillation stabilization wait time • Selectable the initial value of main clock oscillation stabili- zation wait time	Fixed to oscillation stabilization wait time of (214-2) /FcH	Fixed to oscillation stabilization wait time of (2 <sup>14</sup> -2) /FcH
3	Low voltage detection (LVD)	MB95F136HW MB95F136TW	Changing by the switch on MCU board
4	Clock supervisor (CSV)	MB95F136KW	Changing by the switch on MCU board


### **■** ORDERING INFORMATION

Part number	Package	Remarks
MB95F136HWPF	28-pin plastic SOP (FPT-28P-M17)	
MB2146-303 (MB95FV100B-103PBT)	MCU board 244-pin plastic PFBGA (BGA-244P-M08)	

### **■ PACKAGE DIMENSIONS**



(Continued)



## **FUJITSU LIMITED**

For further information please contact:

#### Japan

FUJITSU LIMITED Marketing Division Electronic Devices Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0721, Japan

Tel: +81-3-5322-3353 Fax: +81-3-5322-3386

http://edevice.fujitsu.com/

#### **North and South America**

FUJITSU MICROELECTRONICS AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94088-3470, U.S.A.

Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://www.fma.fujitsu.com/

#### **Europe**

FUJITSU MICROELECTRONICS EUROPE GmbH Am Siebenstein 6-10, D-63303 Dreieich-Buchschlag, Germany

Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://www.fme.fujitsu.com/

#### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE LTD. #05-08, 151 Lorong Chuan, New Tech Park, Singapore 556741

Singapore 556741 Tel: +65-6281-0770 Fax: +65-6281-0220

http://www.fmal.fujitsu.com/

#### Korea

FUJITSU MICROELECTRONICS KOREA LTD. 1702 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu, Seoul 135-280 Korea

Tel: +82-2-3484-7100 Fax: +82-2-3484-7111

http://www.fmk.fujitsu.com/

F0502

© 2005 FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-partyÕs intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.