8-bit Microcontrollers

CMOS

F²MC-8FX MB95260H/270H/280H Series

MB95F262H/F262K/F263H/F263K/F264H/F264K MB95F272H/F272K/F273H/F273K/F274H/F274K MB95F282H/F282K/F283H/F283K/F284H/F284K

■ DESCRIPTION

MB95260H/270H/280H are series of general-purpose, single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers of these series contain a variety of peripheral resources.

Note: F²MC is the abbreviation of FUJITSU Flexible Microcontroller.

■ FEATURES

• F2MC-8FX CPU core

Instruction set optimized for controllers

- Multiplication and division instructions
- 16-bit arithmetic operations
- · Bit test branch instructions
- · Bit manipulation instructions, etc.
- Clock (main OSC clock and sub-OSC clock are only available in MB95F262H/F262K/F263H/F263K/F264H/F264K/F282H/F282K/F283H/F283K/F284H/F284K)
 - · Selectable main clock source

Main OSC clock (up to 16.25 MHz, maximum machine clock frequency: 8.125 MHz) External clock (up to 32.5 MHz, maximum machine clock frequency: 16.25 MHz)

Main internal CR clock (1/8/10 MHz ±3%, maximum machine clock frequency: 10 MHz)

• Selectable subclock source

Sub-OSC clock (32.768 kHz)

External clock (32.768 kHz)

Sub-internal CR clock (Typ: 100 kHz, Min: 50 kHz, Max: 200 kHz)

- Timer
 - 8/16-bit composite timer
 - Timebase timer
 - · Watch prescaler
- LIN-UART (MB95F262H/F262K/F263H/F263K/F264H/F264K/F282H/F282K/F283H/F283K/F284H/F284K)
 - · Full duplex double buffer
 - Capable of clock-synchronized serial data transfer and clock-asynchronized serial data transfer



- External interrupt
 - Interrupt by edge detection (rising edge, falling edge, and both edges can be selected)
 - Can be used to wake up the device from different low power consumption (standby) modes
- 8/10-bit A/D converter
 - 8-bit or 10-bit resolution can be selected.
- Low power consumption (standby) modes
 - Stop mode
 - Sleep mode
 - · Watch mode
 - Timebase timer mode
- I/O port (Max: 17) (MB95F262K/F263K/F264K)
 - General-purpose I/O ports (Max):

CMOS I/O: 15, N-ch open drain: 2

- I/O port (Max: 16) (MB95F262H/F263H/F264H)
 - General-purpose I/O ports (Max):

CMOS I/O: 15, N-ch open drain: 1

- I/O port (Max: 5) (MB95F272K/F273K/F274K)
 - General-purpose I/O ports (Max):

CMOS I/O: 3, N-ch open drain: 2

- I/O port (Max: 4) (MB95F272H/F273H/F274H)
 - General-purpose I/O ports (Max):

CMOS I/O: 3, N-ch open drain: 1

- I/O port (Max: 13) (MB95F282K/F283K/F284K)
 - General-purpose I/O ports (Max):

CMOS I/O: 11, N-ch open drain: 2

- I/O port (Max: 12) (MB95F282H/F283H/F284H)
 - General-purpose I/O ports (Max):

CMOS I/O: 11, N-ch open drain: 1

- On-chip debug
 - 1-wire serial control
 - Serial writing supported (asynchronous mode)
- Hardware/software watchdog timer
 - Built-in hardware watchdog timer
- Low-voltage detection reset circuit
 - · Built-in low-voltage detector
- Clock supervisor counter
 - Built-in clock supervisor counter function
- Programmable port input voltage level
 - · CMOS input level / hysteresis input level
- Dual operation Flash memory
 - The erase/write operation and the read operation can be executed in different banks (upper bank/lower bank) simultaneously.
- Flash memory security function
 - Protects the content of the Flash memory

■ PRODUCT LINE-UP

• MB95260H Series

MB95260F Part number	361169										
T art ridinger											
	MB95F262H	MB95F263H	MB95F264H	MB95F262K	MB95F263K	MB95F264K					
Parameter											
Type		Flash memory product									
Clock											
supervisor counter	It supervises th	e main clock os	scillation.								
Program ROM capacity	8 Kbytes	12 Kbytes	20 Kbytes	8 Kbytes	12 Kbytes	20 Kbytes					
RAM capacity	240 bytes	496 bytes	496 bytes	240 bytes	496 bytes	496 bytes					
Low-voltage		No			Yes						
detection reset											
Reset input		Dedicated		Se	lected by softwa	are					
	Number of basi		: 136								
	Instruction bit le		: 8 bits								
CPU functions	Instruction leng	th	: 1 to 3 b								
	Data bit length	ation avacution	: 1, 8 and time : 61.5 ns		alaak 1605 M	ILI-\					
	Interrupt proces			with machine cl							
	I/O ports (Max)	•	•	I/O ports (Max)		12)					
General-	CMOS: 15	. 10		CMOS: 15	. 17						
purpose I/O	N-ch: 1			N-ch: 2							
Timebase timer	Interrupt cycle:	0.256 ms to 8.	3 s (when exter	nal clock = 4 M	Hz)						
Hardware/	Reset generation	on cycle									
software			łz: 105 ms (Min	,							
watchdog timer				source clock of	the hardware v	vatchdog timer.					
Wild register	It can be used t	to replace three	bytes of data.								
LIN-UART	It has a full dup Clock-synchror enabled.	lex double buffe nized serial data	n speed can be er. ı transfer and cl as a LIN mastel	ock-asynchroni	zed serial data						
8/10-bit A/D	6 channels										
converter	8-bit or 10-bit re	esolution can be	e selected.								
	2 channels										
8/16-bit composite timer	The timer can be configured as an "8-bit timer \times 2 channels" or a "16-bit timer \times 1 channel". It has built-in timer function, PWC function, PWM function and input capture function. Count clock: it can be selected from internal clocks (seven types) and external clocks. It can output square wave.										
Evtornol	6 channels										
External interrupt			ne rising edge, f device from the			be selected.)					
On ohin dah	1-wire serial co			<u> </u>							
On-chip debug	It supports seria	al writing. (asyn	chronous mode	e)		ļ					
						(Continued					

Part number	MB95F262H MB95F263H MB95F264H MB95F262K MB95F263K MB							
Parameter								
Watch prescaler	Eight different t	ime intervals ca	an be selected.					
Flash memory	write/erase/era It has a flag ind Number of write Data retention	t supports automatic programming, Embedded Algorithm, vrite/erase/erase-suspend/erase-resume commands. t has a flag indicating the completion of the operation of Embedded Algorithm. Number of write/erase cycles (Min): 100000 Data retention time: 20 years Flash security feature for protecting the content of the Flash memory						
Standby mode	Sleep mode, st	Sleep mode, stop mode, watch mode, timebase timer mode						
Package		FF		P-M07 P-M09 nder developme	ent)			

MB95260H/270H/280H Series

• MB95270H Series

Part number											
	MB95F272H	MB95F273H	MB95F274H	MB95F272K	MB95F273K	MB95F274K					
Parameter											
Туре		Flash memory product									
Clock supervisor counter	It supervises th	supervises the main clock oscillation.									
Program ROM capacity	8 Kbytes	12 Kbytes	20 Kbytes	8 Kbytes	12 Kbytes	20 Kbytes					
RAM capacity	240 bytes	496 bytes	496 bytes	240 bytes	496 bytes	496 bytes					
Low-voltage detection reset		No			Yes						
Reset input		Dedicated		Se	lected by softwa	are					
CPU functions	Number of basi Instruction bit le Instruction leng Data bit length Minimum instru Interrupt proces	ength th ction execution	: 136 : 8 bits : 1 to 3 b : 1, 8 and time : 61.5 ns : 0.6 µs (d 16 bits (with machine	clock = 16.25 M lock = 16.25 MH						
General- purpose I/O	I/O ports (Max) CMOS: 3 N-ch: 1	: 4		I/O ports (Max) CMOS: 3 N-ch: 2	: 5						
Timebase timer	Interrupt cycle:	0.256 ms to 8.	3 s (when exter	nal clock = 4 M	Hz)						
Hardware/ software watchdog timer	Reset generation Main oscillation The sub-interna	clock at 10 MH			the hardware v	vatchdog timer.					
Wild register	It can be used t	o replace three	bytes of data.								
LIN-UART	No LIN-UART										
8/10-bit A/D	2 channels										
converter	8-bit or 10-bit re	esolution can be	e selected.								
	1 channel										
8/16-bit composite timer	It has built-in time	er function, PWC t an be selected fr	an "8-bit timer × 2 function, PWM ful om internal clock	nction and input c	apture function.						
External	2 channels										
interrupt			ne rising edge, f device from sta		ooth edges can	be selected.)					
On-chip debug	1-wire serial co It supports seria		chronous mode)							
Watch prescaler	Eight different t	t supports serial writing. (asynchronous mode) Eight different time intervals can be selected.									
Flash memory	t supports automatic programming, Embedded Algorithm, write/erase/erase-suspend/erase-resume commands. t has a flag indicating the completion of the operation of Embedded Algorithm. Number of write/erase cycles (Min): 100000 Data retention time: 20 years Flash security feature for protecting the content of the Flash memory										
Standby mode	Sleep mode, st	op mode, watch	n mode, timebas	se timer mode							
Package			DIP-81 FPT-8								

• MB95280H Series

Part number											
T di t ridiniber											
	MB95F282H	MB95F283H	MB95F284H	MB95F282K	MB95F283K	MB95F284K					
Parameter											
Туре		Flash memory product									
Clock											
supervisor	It supervises th	e main clock os	scillation.								
counter											
Program ROM	8 Kbytes	12 Kbytes	20 Kbytes	8 Kbytes	12 Kbytes	20 Kbytes					
capacity	o Royles	12 Noyles	20 Rbytes	o Royles	12 Noyles	20 Rbytes					
RAM capacity	240 bytes	496 bytes	496 bytes	240 bytes	496 bytes	496 bytes					
Low-voltage		No			Yes						
detection reset		INO			162						
Reset input		Dedicated		Se	lected by softwa	are					
	Number of bas	c instructions	: 136								
	Instruction bit le	ength	: 8 bits								
CPU functions	Instruction leng	th	: 1 to 3 b								
Of O functions	Data bit length		: 1, 8 and								
	Minimum instru				clock = 16.25 M						
	Interrupt proces				ock = 16.25 MH	łz)					
General-	I/O ports (Max)	: 12		I/O ports (Max)	: 13						
purpose I/O	CMOS: 11			CMOS: 11							
	N-ch: 1			N-ch: 2							
Timebase timer			3 s (when exter	nal clock = 4 M	Hz)						
Hardware/	Reset generation	•									
software			lz: 105 ms (Min								
watchdog timer				source clock of	the nardware \	vatchdog timer.					
Wild register		to replace three	•								
			n speed can be	selected by a c	ledicated reload	timer.					
LIN-UART		lex double buff	er. a transfer and cl	ook ooynahrani	and porial data	tranafar ia					
LIN-UAN I	enabled.	iizeu seriai uata	i italisiel aliu ci	ock-asynchioni.	zeu senai uata	iransier is					
		n can be used	as a LIN mastei	or a LIN slave.							
8/10-bit A/D	5 channels			0. 0. =							
converter	8-bit or 10-bit re	esolution can be	e selected.								
	1 channel										
8/16-bit		o configured as a	an "8-hit timer > 2	Channels" or a	16-hit timer × 1	channel"					
composite	It has built-in timer function, PWC function, PWM function and input capture function.										
timer											
		t can output square wave.									
E. dama!	6 channels										
External	Interrupt by edd	ge detection (Th	ne rising edge, f	alling edge, or b	oth edges can	be selected.)					
lit can be used to wake up the device from standby modes.						,					
ا داد ا ماماد	1-wire serial co	ntrol									
On-chip debug	It supports seri	al writing. (asyn	chronous mode	·)							
	I.										

PRELIMINARY

MB95260H/270H/280H Series

Part number	MB95F282H	MB95F283H	MB95F284H	MB95F282K	MB95F283K	MB95F284K		
Watch prescaler	Eight different t	ime intervals ca	an be selected.					
	write/erase/era It has a flag ind Number of write Data retention	se-suspend/era icating the com e/erase cycles (ime: 20 years	pletion of the o	mands. peration of Emb	, and the second	n.		
Standby mode	Sleep mode, st	Sleep mode, stop mode, watch mode, timebase timer mode						
Package		DIP-16P-M06 FPT-16P-M06						

■ PACKAGES AND CORRESPONDING PRODUCTS

Part number		MB95F 262K	MB95F 263H	MB95F 263K	MB95F 264H	MB95F 264K	MB95F 272H	MB95F 272K	MB95F 273H	MB95F 273K	MB95F 274H	MB95F 274K
DIP-24P-M07	0	0	0	0	0	0	Х	Х	Χ	Х	Χ	Х
FPT-20P-M09	0	0	0	0	0	0	Х	Х	Х	Х	Х	Х
FPT-20P-M10*	0	0	0	0	0	0	Х	Х	Х	Х	Х	Х
DIP-16P-M06	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
FPT-16P-M06	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
DIP-8P-M03	Х	Х	Х	Х	Х	Х	0	0	0	0	0	0
FPT-8P-M08	Х	Х	Х	Х	Х	Х	0	0	0	0	0	0

Part number Package	MB95F 282H	MB95F 282K	MB95F 283H	MB95F 283K	MB95F 284H	MB95F 284K
DIP-24P-M07	Χ	Х	Χ	Χ	Χ	Χ
FPT-20P-M09	Х	Х	Х	Χ	Х	Χ
FPT-20P-M10*	Х	Х	Х	Х	Х	Χ
DIP-16P-M06	0	0	0	0	0	0
FPT-16P-M06	0	0	0	0	0	0
DIP-8P-M03	Х	Х	Х	Х	Х	Х
FPT-8P-M08	Х	Х	Х	Х	Х	Х

O: Available X: Unavailable

^{*}FPT-20P-M10 is under development.

PRELIMINARY

MB95260H/270H/280H Series

■ DIFFERENCES AMONG PRODUCTS AND NOTES ON PRODUCT SELECTION

• Current consumption

When using the on-chip debug function, take account of the current consumption of flash erase/write. For details of current consumption, see "

ELECTRICAL CHARACTERISTICS".

Package

For details of information on each package, see "■ PACKAGES AND CORRESPONDING PRODUCTS" and "■ PACKAGE DIMENSIONS".


Operating voltage

The operating voltage varies, depending on whether the on-chip debug function is used or not. For details of the operating voltage, see "■ ELECTRICAL CHARACTERISTICS".

• On-chip debug function

The on-chip debug function requires that V_{CC} , V_{SS} and 1 serial-wire be connected to an evaluation tool. In addition, if the Flash memory data has to be updated, the $\overline{\text{RST}}/\text{PF2}$ pin must also be connected to the same evaluation tool.

■ PIN ASSIGNMENT



■ PIN DESCRIPTION (MB95260H Series, 24 pins)

Pin no.	Pin name	I/O circuit type*	Function
4	PF0	- B	General-purpose I/O port
1	X0	- B	Main clock input oscillation pin
2	NC	_	It is an internally connected pin. Always leave it unconnected.
3	PF1	- B	General-purpose I/O port
3	X1		Main clock I/O oscillation pin
4	Vss	_	Power supply pin (GND)
5	PG2	- C	General-purpose I/O port
5	X1A		Subclock I/O oscillation pin
6	PG1	- C	General-purpose I/O port
	X0A		Subclock input oscillation pin
7	Vcc	_	Power supply pin
8	С	_	Capacitor connection pin
	PF2		General-purpose I/O port
9	RST	Α	Reset pin This is a dedicated reset pin in MB95F262H/F263H/F264H.
10	P62	D	General-purpose I/O port High-current port
	TO10		8/16-bit composite timer ch. 1 output pin
11	NC	_	It is an internally connected pin. Always leave it unconnected.
12	P63	D	General-purpose I/O port High-current port
	TO11		8/16-bit composite timer ch. 1 output pin
13	P64	- D	General-purpose I/O port
13	EC1]	8/16-bit composite timer ch. 1 clock input pin
14	NC	_	It is an internally connected pin. Always leave it unconnected.
15	P00	- E	General-purpose I/O port
13	AN00		A/D converter analog input pin
16	P01	- E	General-purpose I/O port
10	AN01] =	A/D converter analog input pin
	P02		General-purpose I/O port
17	INT02] _	External interrupt input pin
17	AN02	- E	A/D converter analog input pin
	SCK		LIN-UART clock I/O pin

Pin no.	Pin name	I/O circuit type*	Function
	P03		General-purpose I/O port
18	INT03	E	External interrupt input pin
10	AN03	L	A/D converter analog input pin
-	SOT		LIN-UART data output pin
	P04		General-purpose I/O port
-	INT04		External interrupt input pin
19	AN04	F	A/D converter analog input pin
19	SIN		LIN-UART data input pin
	HCLK1		External clock input pin
-	EC0		8/16-bit composite timer ch. 0 clock input pin
	P05		General-purpose I/O port High-current port
	INT05	_	External interrupt input pin
20	AN05	Е	A/D converter analog input pin
-	TO00		8/16-bit composite timer ch. 0 output pin
-	HCLK2		External clock input pin
	P06		General-purpose I/O port High-current port
21	INT06	G	External interrupt input pin
=	TO01		8/16-bit composite timer ch. 0 output pin
22	P07	G	General-purpose I/O port
22	INT07	G	External interrupt input pin
23	NC	_	It is an internally connected pin. Always leave it unconnected.
	P12		General-purpose I/O port
24	EC0	Н	8/16-bit composite timer ch. 0 clock input pin
-	DBG		DBG input pin

^{*:} For the I/O circuit types, see "■ I/O CIRCUIT TYPE".

■ PIN DESCRIPTION (MB95260H Series, 20 pins)

Pin no.	Pin name	I/O circuit type*	Function
1	PF0	В	General-purpose I/O port
'	X0		Main clock input oscillation pin
2	PF1	- В	General-purpose I/O port
2	X1		Main clock I/O oscillation pin
3	Vss	_	Power supply pin (GND)
4	PG2	- C	General-purpose I/O port
4	X1A		Subclock I/O oscillation pin
Г	PG1	0	General-purpose I/O port
5 -	X0A	C	Subclock input oscillation pin
6	Vcc	_	Power supply pin
7	С	_	Capacitor connection pin
	PF2		General-purpose I/O port
8	RST	A	Reset pin This is a dedicated reset pin in MB95F262H/F263H/F264H.
9	P62	D	General-purpose I/O port High-current port
	TO10		8/16-bit composite timer ch. 1 output pin
10	P63	D	General-purpose I/O port High-current port
	TO11		8/16-bit composite timer ch. 1 output pin
44	P64	D	General-purpose I/O port
11	EC1	7 0	8/16-bit composite timer ch. 1 clock input pin
10	P00	_	General-purpose I/O port
12	AN00	- E	A/D converter analog input pin
10	P01	_	General-purpose I/O port
13	AN01	- E	A/D converter analog input pin
	P02		General-purpose I/O port
4.4	INT02	Ī _	External interrupt input pin
14	AN02	- E	A/D converter analog input pin
	SCK		LIN-UART clock I/O pin
	P03		General-purpose I/O port
	INT03	1 _	External interrupt input pin
15	AN03	- E	A/D converter analog input pin
	SOT		LIN-UART data output pin

Pin no.	Pin name	I/O circuit type*	Function
	P04		General-purpose I/O port
	INT04		External interrupt input pin
16	AN04	F	A/D converter analog input pin
10	SIN		LIN-UART data input pin
	HCLK1		External clock input pin
	EC0		8/16-bit composite timer ch. 0 clock input pin
	P05		General-purpose I/O port High-current port
	INT05		External interrupt input pin
17	AN05	E	A/D converter analog input pin
	TO00		8/16-bit composite timer ch. 0 output pin
	HCLK2		External clock input pin
10	P06		General-purpose I/O port High-current port
18	INT06	G	External interrupt input pin
	TO01		8/16-bit composite timer ch. 0 output pin
19	P07	G	General-purpose I/O port
19	INT07	u	External interrupt input pin
	P12		General-purpose I/O port
20	EC0	Н	8/16-bit composite timer ch. 0 clock input pin
	DBG		DBG input pin

^{*:} For the I/O circuit types, see "■ I/O CIRCUIT TYPE".

■ PIN DESCRIPTION (MB95270H Series, 8 pins)

Pin no.	Pin name	I/O circuit type*	Function
1	Vss	_	Power supply pin (GND)
2	Vcc	_	Power supply pin
3	С	_	Capacitor connection pin
	PF2		General-purpose I/O port
4	RST	A	Reset pin This pin is a dedicated reset pin in MB95F272H/F273H/F274H.
	P04		General-purpose I/O port
	INT04		External interrupt input pin
5	AN04	E	A/D converter analog input pin
	HCLK1		External clock input pin
	EC0		8/16-bit composite timer ch. 0 clock input pin
	P05		General-purpose I/O port High-current port
6	AN05	E	A/D converter analog input pin
	TO00		8/16-bit composite timer ch. 0 output pin
	HCLK2		External clock input pin
	P06	_	General-purpose I/O port High-current port
7	INT06	G	External interrupt input pin
	TO01		8/16-bit composite timer ch. 0 output pin
	P12		General-purpose I/O port
8	EC0	Н	8/16-bit composite timer ch. 0 clock input pin
	DBG		DBG input pin

^{*:} For the I/O circuit types, see "■ I/O CIRCUIT TYPE".

■ PIN DESCRIPTION (MB95280H Series, 16 pins)


Pin no.	Pin name	I/O circuit type*	Function
1	PF0	В	General-purpose I/O port
'	X0		Main clock input oscillation pin
2	PF1	В	General-purpose I/O port
	X1		Main clock I/O oscillation pin
3	Vss	_	Power supply pin (GND)
4	PG2	С	General-purpose I/O port
4	X1A		Subclock I/O oscillation pin
5 -	PG1	С	General-purpose I/O port
	X0A		Subclock input oscillation pin
6	Vcc	_	Power supply pin
	PF2		General-purpose I/O port
7	RST	Α	Reset pin This pin is a dedicated reset pin in MB95F282H/F283H/F284H.
8	С	_	Capacitor connection pin
	P02		General-purpose I/O port
٥	INT02	_ _ E	External interrupt input pin
	9 INT02 AN02		A/D converter analog input pin
	SCK		LIN-UART clock I/O pin
10	P01	_ E	General-purpose I/O port
	AN01		A/D converter analog input pin
	P03		General-purpose I/O port
11	INT03	_ E	External interrupt input pin
	AN03		A/D converter analog input pin
	SOT		LIN-UART data output pin
	P04		General-purpose I/O port
[INT04		External interrupt input pin
12	AN04	F	A/D converter analog input pin
'^	SIN	'	LIN-UART data input pin
	HCLK1		External clock input pin
	EC0		8/16-bit composite timer ch. 0 clock input pin


MB95260H/270H/280H Series

Pin no.	Pin name	I/O circuit type*	Function
	P05		General-purpose I/O port High-current port
13	INT05	_	External interrupt input pin
	AN05	E	A/D converter analog input pin
	TO00		8/16-bit composite timer ch. 0 clock input pin
	HCLK2		External clock input pin
	P06		General-purpose I/O port High-current port
14	INT06	G	External interrupt input pin
	TO01		8/16-bit composite timer ch. 0 clock input pin
15	P07	G	General-purpose I/O port
15	INT07	G	External interrupt input pin
	P12		General-purpose I/O port
16	EC0	Н	8/16-bit composite timer ch. 0 clock input pin
	DBG		DBG input pin

^{*:} For the I/O circuit types, see "■ I/O CIRCUIT TYPE".

■ I/O CIRCUIT TYPE





■ NOTES ON DEVICE HANDLING

• Preventing latch-ups

When using the device, ensure that the voltage applied does not exceed the maximum voltage rating. In a CMOS IC, if a voltage higher than Vcc or a voltage lower than Vss is applied to an input/output pin that is neither a medium-withstand voltage pin nor a high-withstand voltage pin, or if a voltage out of the rating range of power supply voltage mentioned in "1. Absolute Maximum Ratings" of "■ ELECTRICAL CHARACTERISTICS" is applied to the Vcc pin or the Vss pin, a latch-up may occur.

When a latch-up occurs, power supply current increases significantly, which may cause a component to be thermally destroyed.

Stabilizing supply voltage

Supply voltage must be stabilized.

A malfunction may occur when power supply voltage fluctuates rapidly even though the fluctuation is within the guaranteed operating range of the Vcc power supply voltage.

As a rule of voltage stabilization, suppress voltage fluctuation so that the fluctuation in Vcc ripple (p-p value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the standard Vcc value, and the transient fluctuation rate does not exceed 0.1 V/ms at a momentary fluctuation such as switching the power supply.

• Notes on using the external clock

When an external clock is used, oscillation stabilization wait time is required for power-on reset, wake-up from subclock mode or stop mode.

■ PIN CONNECTION

• Treatment of unused pins

If an unused input pin is left unconnected, a component may be permanently damaged due to malfunctions or latch-ups. Always pull up or pull down an unused input pin through a resistor of at least 2 k Ω . Set an unused input/output pin to the output state and leave it unconnected, or set it to the input state and treat it the same as an unused input pin. If there is an unused output pin, leave it unconnected.

• Power supply pins

To reduce unnecessary electro-magnetic emission, prevent malfunctions of strobe signals due to an increase in the ground level, and conform to the total output current standard, always connect the $V_{\rm CC}$ pin and the $V_{\rm SS}$ pin to the power supply and ground outside the device. In addition, connect the current supply source to the $V_{\rm CC}$ pin and the $V_{\rm SS}$ pin with low impedance.

It is also advisable to connect a ceramic capacitor of approximately 0.1 μ F as a bypass capacitor between the V_{CC} pin and the V_{SS} pin at a location close to this device.

• DBG pin

Connect the DBG pin directly to an external pull-up resistor.

To prevent the device from unintentionally entering the debug mode due to noise, minimize the distance between the DBG pin and the Vcc or Vss pin when designing the layout of the printed circuit board. The DBG pin should not stay at "L" level after power-on until the reset output is released.

• RST pin

Connect the RST pin directly to an external pull-up resistor.


To prevent the device from unintentionally entering the reset mode due to noise, minimize the distance between the \overline{RST} pin and the Vcc or Vss pin when designing the layout of the printed circuit board.

The RST/PF2 pin functions as the reset input/output pin after power-on. In addition, the reset output of the RST/PF2 pin can be enabled by the RSTOE bit of the SYSC register, and the reset input function and the general purpose I/O function can be selected by the RSTEN bit of the SYSC register.


MB95260H/270H/280H Series

• C pin


Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The bypass capacitor for the V_{CC} pin must have a capacitance larger than C_S . For the connection to a smoothing capacitor C_S , see the diagram below. To prevent the device from unintentionally entering a mode to which the device is not set to transit due to noise, minimize the distance between the C pin and C_S and the distance between C_S and the C_S pin when designing the layout of a printed circuit board.




■ BLOCK DIAGRAM (MB95260H Series)



■ BLOCK DIAGRAM (MB95270H Series)



■ BLOCK DIAGRAM (MB95280H Series)




■ CPU CORE

• Memory Space

The memory space of the MB95260H/270H/280H Series is 64 Kbytes in size, and consists of an I/O area, a data area, and a program area. The memory space includes areas intended for specific purposes such as general-purpose registers and a vector table. The memory maps of the MB95260H/270H/280H Series are shown below.

• Memory Maps



■ I/O MAP (MB95260H Series)

Address	Register abbreviation	Register name	R/W	Initial value
0000н	PDR0	Port 0 data register	R/W	0000000в
0001н	DDR0	Port 0 direction register	R/W	0000000В
0002н	PDR1	Port 1 data register	R/W	0000000В
0003н	DDR1	Port 1 direction register	R/W	0000000В
0004н	_	(Disabled)	_	_
0005н	WATR	Oscillation stabilization wait time setting register	R/W	111111111
0006н	_	(Disabled)	_	_
0007н	SYCC	System clock control register	R/W	0000Х011в
0008н	STBC	Standby control register	R/W	00000XXXB
0009н	RSRR	Reset source register	R	XXXXXXXX
000Ан	TBTC	Timebase timer control register	R/W	0000000в
000Вн	WPCR	Watch prescaler control register	R/W	0000000в
000Сн	WDTC	Watchdog timer control register	R/W	00ХХ0000в
000Дн	SYCC2	System clock control register 2	R/W	ХХ100011в
000Ен				
to	_	(Disabled)	-	_
0015н				
0016н	PDR6	Port 6 data register	R/W	0000000В
0017н	DDR6	Port 6 direction register	R/W	0000000В
0018⊦ to		(Disabled)		
0027 _H	_	(Disabled)		_
0028н	PDRF	Port F data register	R/W	0000000в
0029н	DDRF	Port F direction register	R/W	0000000в
002Ан	PDRG	Port G data register	R/W	0000000в
002Вн	DDRG	Port G direction register	R/W	0000000
002Сн	PUL0	Port 0 pull-up register	R/W	0000000В
002Dн				
to	_	(Disabled)	_	_
0034н				
0035н	PULG	Port G pull-up register	R/W	0000000В
0036н	T01CR1	8/16-bit composite timer 01 status control register 1 ch. 0	R/W	0000000В
0037н	T00CR1	8/16-bit composite timer 00 status control register 1 ch. 0	R/W	0000000В
0038н	T11CR1	8/16-bit composite timer 11 status control register 1 ch. 1	R/W	0000000В
0039н	T10CR1	8/16-bit composite timer 10 status control register 1 ch. 1	R/W	0000000В
003Ан		(Displace)		
to 0048⊦ı	_	(Disabled)	-	_
0048н	EIC10	External interrupt circuit control register ch. 2/ch. 3	R/W	0000000
UU 1 3H	LICIO	External interrupt offcult control register off. 2/off. 3	1 1/ V V	OUUUUUB

Address	Register abbreviation	Register name	R/W	Initial value
004Ан	EIC20	External interrupt circuit control register ch. 4/ch. 5	R/W	0000000В
004Вн	EIC30	External interrupt circuit control register ch. 6/ch. 7	R/W	0000000В
004Сн to 004Fн	_	(Disabled)	_	_
0050н	SCR	LIN-UART serial control register	R/W	0000000В
0051н	SMR	LIN-UART serial mode register	R/W	0000000В
0052н	SSR	LIN-UART serial status register	R/W	00001000в
0053н	RDR/TDR	LIN-UART receive/transmit data register	R/W	0000000В
0054н	ESCR	LIN-UART extended status control register	R/W	00000100в
0055н	ECCR	LIN-UART extended communication control register	R/W	000000XXB
0056н to 006Вн	_	(Disabled)	_	_
006Сн	ADC1	8/10-bit A/D converter control register 1	R/W	0000000В
006Dн	ADC2	8/10-bit A/D converter control register 2	R/W	0000000В
006Ен	ADDH	8/10-bit A/D converter data register (Upper)	R/W	0000000В
006Fн	ADDL	8/10-bit A/D converter data register (Lower)	R/W	0000000В
0070н	_	(Disabled)	_	_
0071н	FSR2	Flash memory status register 2	R/W	0000000В
0072н	FSR	Flash memory status register	R/W	000Х0000в
0073н	SWRE0	Flash memory sector write control register 0	R/W	0000000В
0074н	FSR3	Flash memory status register 3	R	0000XXXXB
0075н	_	(Disabled)	_	_
0076н	WREN	Wild register address compare enable register	R/W	0000000В
0077н	WROR	Wild register data test setting register	R/W	0000000В
0078н	_	Mirror of register bank pointer (RP) and direct bank pointer (DP)	_	_
0079н	ILR0	Interrupt level setting register 0	R/W	111111111
007Ан	ILR1	Interrupt level setting register 1	R/W	111111111
007Вн	ILR2	Interrupt level setting register 2	R/W	111111111
007Сн	ILR3	Interrupt level setting register 3	R/W	111111111
007Dн	ILR4	Interrupt level setting register 4	R/W	111111111
007Ен	ILR5	Interrupt level setting register 5	R/W	111111111
007Fн	_	(Disabled)	1 –	_
0F80н	WRARH0	Wild register address setting register (Upper) ch. 0	R/W	0000000в

Address	Register abbreviation	Register name	R/W	Initial value
0F81н	WRARL0	Wild register address setting register (Lower) ch. 0	R/W	00000000в
0F82н	WRDR0	Wild register data setting register ch. 0	R/W	00000000в
0F83н	WRARH1	Wild register address setting register (Upper) ch. 1	R/W	00000000В
0F84н	WRARL1	Wild register address setting register (Lower) ch. 1	R/W	0000000В
0F85н	WRDR1	Wild register data setting register ch. 1	R/W	0000000В
0F86н	WRARH2	Wild register address setting register (Upper) ch. 2	R/W	0000000В
0F87н	WRARL2	Wild register address setting register (Lower) ch. 2	R/W	0000000В
0F88н	WRDR2	Wild register data setting register ch. 2	R/W	0000000В
0F89н to 0F91н	_	(Disabled)	_	_
0F92н	T01CR0	8/16-bit composite timer 01 status control register 0 ch. 0	R/W	0000000В
0F93н	T00CR0	8/16-bit composite timer 00 status control register 0 ch. 0	R/W	0000000В
0F94н	T01DR	8/16-bit composite timer 01 data register ch. 0	R/W	0000000В
0F95н	T00DR	8/16-bit composite timer 00 data register ch. 0	R/W	0000000В
0F96н	TMCR0	8/16-bit composite timer 00/01 timer mode control register ch. 0	R/W	00000000в
0F97н	T11CR0	8/16-bit composite timer 11 status control register 0 ch. 1	R/W	0000000В
0F98н	T10CR0	8/16-bit composite timer 10 status control register 0 ch. 1	R/W	0000000В
0F99н	T11DR	8/16-bit composite timer 11 data register ch. 1	R/W	0000000В
0F9Ан	T10DR	8/16-bit composite timer 10 data register ch. 1	R/W	0000000В
0F9Вн	TMCR1	8/16-bit composite timer 10/11 timer mode control register ch. 1	R/W	00000000в
0F9Сн to 0FBВн	_	(Disabled)	-	_
0FBCн	BGR1	LIN-UART baud rate generator register 1	R/W	0000000В
0FBDн	BGR0	LIN-UART baud rate generator register 0	R/W	0000000в
0FBEн to 0FC2н	_	(Disabled)	_	_
0FС3н	AIDRL	A/D input disable register (Lower)	R/W	0000000в
0FC4н to 0FE3н	_	(Disabled)	-	_
0FE4н	CRTH	Main CR clock trimming register (Upper)	R/W	1XXXXXXX
0FE5н	CRTL	Main CR clock trimming register (Lower)	R/W	000XXXXXB

PRELIMINARY

MB95260H/270H/280H Series

(Continued)

Address	Register abbreviation	Register name	R/W	Initial value
0FE6н, 0FE7н	_	(Disabled)	_	_
0FE8н	SYSC	System configuration register	R/W	11000011в
0FE9н	CMCR	Clock monitoring control register	R/W	0000000в
0FEAн	CMDR	Clock monitoring data register	R/W	0000000в
0FEBн	WDTH	Watchdog timer selection ID register (Upper)	R/W	XXXXXXX
0FEC _H	WDTL	Watchdog timer selection ID register (Lower)	R/W	XXXXXXX
0FED _H	_	(Disabled)	_	_
0FEE _H	ILSR	Input level select register	R/W	0000000В
0FEFн to 0FFFн	_	(Disabled)	_	_

• R/W access symbols

R/W : Readable / Writable

R : Read only W : Write only

• Initial value symbols

0 : The initial value of this bit is "0".1 : The initial value of this bit is "1".

X : The initial value of this bit is undefined.

Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an indeterminate value is returned.

■ I/O MAP (MB95270H Series)

Address	Register abbreviation	Register name	R/W	Initial value
0000н	PDR0	Port 0 data register	R/W	0000000в
0001н	DDR0	Port 0 direction register	R/W	0000000в
0002н	PDR1	Port 1 data register	R/W	0000000в
0003н	DDR1	Port 1 direction register	R/W	0000000в
0004н	_	(Disabled)	_	_
0005н	WATR	Oscillation stabilization wait time setting register	R/W	111111111
0006н	_	(Disabled)	_	_
0007н	SYCC	System clock control register	R/W	0000Х011в
0008н	STBC	Standby control register	R/W	00000XXXB
0009н	RSRR	Reset source register	R	XXXXXXXX
000Ан	TBTC	Timebase timer control register	R/W	0000000В
000Вн	WPCR	Watch prescaler control register	R/W	0000000В
000Сн	WDTC	Watchdog timer control register	R/W	00ХХ0000в
000Dн	SYCC2	System clock control register 2	R/W	ХХ100011в
000Ен				
to 0015⊦	_	(Disabled)	_	_
		(Dischlad)		
0016н 0017н	<u>—</u>	(Disabled) (Disabled)	_	_
0017н	<u> </u>	(Disabled)		_
to	_	(Disabled)	_	_
0027н				
0028н	PDRF	Port F data register	R/W	0000000в
0029н	DDRF	Port F direction register	R/W	0000000В
002Ан	_	(Disabled)	_	_
002Вн	_	(Disabled)	_	_
002Сн	PUL0	Port 0 pull-up register	R/W	0000000В
002Dн				
to 0034н	_	(Disabled)	_	_
0034н		(Disabled)	<u> </u>	
0035н	T01CR1	8/16-bit composite timer 01 status control register 1 ch. 0	R/W	0000000
0037н	T00CR1	8/16-bit composite timer 01 status control register 1 ch. 0	R/W	00000000В
0038н	_	(Disabled)		
0039н	_	(Disabled)	 _ _ 	_
003Ан		\/		
to	_	(Disabled)	_	_
0048н				
0049н	_	(Disabled)		_

Address	Register abbreviation	Register name	R/W	Initial value
004Ан	EIC20	External interrupt circuit control register ch. 4	R/W	0000000В
004Вн	EIC30	External interrupt circuit control register ch. 6	R/W	0000000В
004Сн to 004Fн	_	(Disabled)	_	_
0050н	_	(Disabled)	_	_
0051н	_	(Disabled)	 	_
0052н	_	(Disabled)	_	_
0053н	_	(Disabled)	_	_
0054н	_	(Disabled)	_	_
0055н	_	(Disabled)	_	_
0056н to 006Вн	_	(Disabled)	_	_
006Сн	ADC1	8/10-bit A/D converter control register 1	R/W	0000000В
006Dн	ADC2	8/10-bit A/D converter control register 2	R/W	0000000В
006Ен	ADDH	8/10-bit A/D converter data register (Upper)	R/W	0000000В
006Fн	ADDL	8/10-bit A/D converter data register (Lower)	R/W	0000000В
0070н	_	(Disabled)	_	_
0071н	FSR2	Flash memory status register 2	R/W	0000000В
0072н	FSR	Flash memory status register	R/W	000Х0000в
0073н	SWRE0	Flash memory sector write control register 0	R/W	0000000в
0074н	FSR3	Flash memory status register 3	R	0000XXXXB
0075н	_	(Disabled)	_	_
0076н	WREN	Wild register address compare enable register	R/W	0000000в
0077н	WROR	Wild register data test setting register	R/W	0000000В
0078н	_	Mirror of register bank pointer (RP) and direct bank pointer (DP)		_
0079н	ILR0	Interrupt level setting register 0	R/W	111111111
007Ан	ILR1	Interrupt level setting register 1	R/W	111111111
007Вн	_	(Disabled)	_	_
007Сн	_	(Disabled)	_	_
007Dн	ILR4	Interrupt level setting register 4	R/W	111111111
007Ен	ILR5	Interrupt level setting register 5	R/W	111111111
007Fн	_	(Disabled)	_	_
0F80н	WRARH0	Wild register address setting register (Upper) ch. 0	R/W	0000000В
0F81н	WRARL0	Wild register address setting register (Lower) ch. 0	R/W	0000000В
0F82н	WRDR0	Wild register data setting register ch. 0	R/W	0000000в

Address	Register abbreviation	Register name	R/W	Initial value
0F83н	WRARH1	Wild register address setting register (Upper) ch. 1	R/W	00000000в
0F84н	WRARL1	Wild register address setting register (Lower) ch. 1	R/W	00000000в
0F85н	WRDR1	Wild register data setting register ch. 1	R/W	00000000в
0F86н	WRARH2	Wild register address setting register (Upper) ch. 2	R/W	0000000В
0F87н	WRARL2	Wild register address setting register (Lower) ch. 2	R/W	00000000в
0F88н	WRDR2	Wild register data setting register ch. 2	R/W	0000000В
0F89н to 0F91н	_	(Disabled)	_	_
0F92н	T01CR0	8/16-bit composite timer 01 status control register 0 ch. 0	R/W	0000000В
0F93н	T00CR0	8/16-bit composite timer 00 status control register 0 ch. 0	R/W	0000000В
0F94н	T01DR	8/16-bit composite timer 01 data register ch. 0	R/W	0000000В
0F95н	T00DR	8/16-bit composite timer 00 data register ch. 0	R/W	0000000В
0F96н	TMCR0	8/16-bit composite timer 00/01 timer mode control register ch. 0	R/W	00000000в
0F97н	_	(Disabled)	_	_
0F98н	_	(Disabled)	_	_
0F99н	_	(Disabled)	_	_
0F9Ан	_	(Disabled)	_	_
0F9Bн	_	(Disabled)	_	
0F9Сн to 0FBВн	_	(Disabled)	_	_
0FВСн	_	(Disabled)	_	_
0FBDн	_	(Disabled)	_	_
0FBEн to 0FC2н	_	(Disabled)	_	_
0FС3н	AIDRL	A/D input disable register (Lower)	R/W	0000000В
0FC4н to 0FE3н	_	(Disabled)	_	_
0FE4н	CRTH	Main CR clock trimming register (Upper)	R/W	1XXXXXXX
0FE5н	CRTL	Main CR clock trimming register (Lower)	R/W	000XXXXXB
0FE6н, 0FE7н	_	(Disabled)	_	_
0FE8н	SYSC	System configuration register	R/W	11000011в

PRELIMINARY

MB95260H/270H/280H Series

(Continued)

1						
Address	Register abbreviation	Register name	R/W	Initial value		
0FE9н	CMCR	Clock monitoring control register	R/W	0000000в		
0FEAн	CMDR	Clock monitoring data register	R/W	0000000в		
0FEB _H	WDTH	Watchdog timer selection ID register (Upper)	R/W	XXXXXXX		
0FEC _H	WDTL	Watchdog timer selection ID register (Lower)	R/W	XXXXXXX		
0FED _H	_	(Disabled)	_	_		
0FEE _H	ILSR	Input level select register	R/W	0000000В		
0FEFн to 0FFFн	_	(Disabled)	_	_		

• R/W access symbols

R/W : Readable / Writable

R : Read only W : Write only

• Initial value symbols

0 : The initial value of this bit is "0".1 : The initial value of this bit is "1".

X : The initial value of this bit is undefined.

Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an indeterminate value is returned.

■ I/O MAP (MB95280H Series)

Address	Register abbreviation	Register name	R/W	Initial value
0000н	PDR0	Port 0 data register	R/W	0000000в
0001н	DDR0	Port 0 direction register	R/W	0000000в
0002н	PDR1	Port 1 data register	R/W	0000000в
0003н	DDR1	Port 1 direction register	R/W	0000000в
0004н	_	(Disabled)	_	_
0005н	WATR	Oscillation stabilization wait time setting register	R/W	111111111
0006н	_	(Disabled)	_	_
0007н	SYCC	System clock control register	R/W	0000Х011в
0008н	STBC	Standby control register	R/W	00000XXXB
0009н	RSRR	Reset source register	R	XXXXXXXXB
000Ан	TBTC	Timebase timer control register	R/W	0000000в
000Вн	WPCR	Watch prescaler control register	R/W	0000000в
000Сн	WDTC	Watchdog timer control register	R/W	00ХХ0000в
000Дн	SYCC2	System clock control register 2	R/W	ХХ100011в
000Ен to 0015н	_	(Disabled)	_	_
0016н	_	(Disabled)	_	_
0017н	_	(Disabled)	_	_
0018н to 0027н	_	(Disabled)	_	_
0028н	PDRF	Port F data register	R/W	0000000в
0029н	DDRF	Port F direction register	R/W	0000000в
002Ан	PDRG	Port G data register	R/W	0000000в
002Вн	DDRG	Port G direction register	R/W	0000000в
002Сн	PUL0	Port 0 pull-up register	R/W	0000000в
002Dн to 0034н	_	(Disabled)	_	_
0035н	PULG	Port G pull-up register	R/W	0000000в
0036н	T01CR1	8/16-bit composite timer 01 status control register 1 ch. 0	R/W	0000000В
0037н	T00CR1	8/16-bit composite timer 00 status control register 1 ch. 0	R/W	0000000В
0038н	_	(Disabled)	_	_
0039н	_	(Disabled)	_	_
003Ан to 0048н	_	(Disabled)	_	_
0049н	EIC10	External interrupt circuit control register ch. 2/ch. 3	R/W	0000000в

Address	Register abbreviation	Register name	R/W	Initial value
004Ан	EIC20	External interrupt circuit control register ch. 4/ch. 5	R/W	00000000в
004Вн	EIC30	External interrupt circuit control register ch. 6/ch. 7	R/W	0000000В
004Сн to 004Fн	_	(Disabled)	_	_
0050н	SCR	LIN-UART serial control register	R/W	0000000В
0051н	SMR	LIN-UART serial mode register	R/W	0000000В
0052н	SSR	LIN-UART serial status register	R/W	00001000в
0053н	RDR/TDR	LIN-UART receive/transmit data register	R/W	0000000В
0054н	ESCR	LIN-UART extended status control register	R/W	00000100в
0055н	ECCR	LIN-UART extended communication control register	R/W	000000XXB
0056н to 006Вн	_	(Disabled)	_	_
006Сн	ADC1	8/10-bit A/D converter control register 1	R/W	00000000в
006Dн	ADC2	8/10-bit A/D converter control register 2	R/W	00000000в
006Ен	ADDH	8/10-bit A/D converter data register (Upper)	R/W	00000000в
006Fн	ADDL	8/10-bit A/D converter data register (Lower)	R/W	00000000В
0070н	_	(Disabled)	_	_
0071н	FSR2	Flash memory status register 2	R/W	0000000В
0072н	FSR	Flash memory status register	R/W	000Х0000в
0073н	SWRE0	Flash memory sector write control register 0	R/W	0000000В
0074н	FSR3	Flash memory status register 3	R	0000XXXXB
0075н	_	(Disabled)		_
0076н	WREN	Wild register address compare enable register	R/W	0000000В
0077н	WROR	Wild register data test setting register	R/W	0000000В
0078н	_	Mirror of register bank pointer (RP) and direct bank pointer (DP)	_	_
0079н	ILR0	Interrupt level setting register 0	R/W	111111111В
007Ан	ILR1	Interrupt level setting register 1	R/W	111111111в
007Вн	ILR2	Interrupt level setting register 2	R/W	111111111
007Сн	ILR3	Interrupt level setting register 3	R/W	111111111
007Dн	ILR4	Interrupt level setting register 4	R/W	111111111
007Ен	ILR5	Interrupt level setting register 5	R/W	111111111
007Fн	_	(Disabled)		_

Address	Register abbreviation	Register name	R/W	Initial value
0F80н	WRARH0	Wild register address setting register (Upper) ch. 0	R/W	0000000В
0F81н	WRARL0	Wild register address setting register (Lower) ch. 0	R/W	0000000В
0F82н	WRDR0	Wild register data setting register ch. 0	R/W	0000000В
0F83н	WRARH1	Wild register address setting register (Upper) ch. 1	R/W	0000000В
0F84н	WRARL1	Wild register address setting register (Lower) ch. 1	R/W	0000000В
0F85н	WRDR1	Wild register data setting register ch. 1	R/W	0000000В
0F86н	WRARH2	Wild register address setting register (Upper) ch. 2	R/W	0000000В
0F87н	WRARL2	Wild register address setting register (Lower) ch. 2	R/W	0000000В
0F88н	WRDR2	Wild register data setting register ch. 2	R/W	0000000В
0F89н to 0F91н	_	(Disabled)	_	_
0F92н	T01CR0	8/16-bit composite timer 01 status control register 0 ch. 0	R/W	0000000В
0F93 _н	T00CR0	8/16-bit composite timer 00 status control register 0 ch. 0	R/W	0000000В
0F94н	T01DR	8/16-bit composite timer 01 data register ch. 0	R/W	0000000В
0F95⊦	T00DR	8/16-bit composite timer 00 data register ch. 0	R/W	0000000В
0F96н	TMCR0	8/16-bit composite timer 00/01 timer mode control register ch. 0	R/W	0000000В
0F97н	_	(Disabled)	_	_
0F98н	_	(Disabled)	_	_
0F99н	_	(Disabled)	_	_
0F9Ан	_	(Disabled)	_	_
0F9Вн	_	(Disabled)	_	_
0F9Сн to 0FBВн	_	(Disabled)	_	_
0FBCн	BGR1	LIN-UART baud rate generator register 1	R/W	0000000В
0FBDн	BGR0	LIN-UART baud rate generator register 0	R/W	0000000В
0FBEн to 0FC2н	_	(Disabled)	_	_
0FС3н	AIDRL	A/D input disable register (Lower)	R/W	0000000В
0FC4н to 0FE3н	_	(Disabled)	_	_
0FE4н	CRTH	Main CR clock trimming register (Upper)	R/W	1XXXXXXXB
0FE5н	CRTL	Main CR clock trimming register (Lower)	R/W	000XXXXXB

PRELIMINARY

MB95260H/270H/280H Series

(Continued)

Address	Register abbreviation	Register name	R/W	Initial value
0FE6н, 0FE7н	_	(Disabled)	_	_
0FE8н	SYSC	System configuration register	R/W	11000011в
0FE9н	CMCR	Clock monitoring control register	R/W	0000000В
0FEAн	CMDR	Clock monitoring data register	R/W	0000000В
0FEB _H	WDTH	Watchdog timer selection ID register (Upper)	R/W	XXXXXXX
0FEC _H	WDTL	Watchdog timer selection ID register (Lower)	R/W	XXXXXXX
0FED _H	_	(Disabled)	_	_
0FEE _H	ILSR	Input level select register	R/W	0000000В
0FEFн to 0FFFн	_	(Disabled)		_

• R/W access symbols

R/W : Readable / Writable

R : Read only W : Write only

• Initial value symbols

0 : The initial value of this bit is "0".1 : The initial value of this bit is "1".

X : The initial value of this bit is undefined.

Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an indeterminate value is returned.

■ INTERRUPT SOURCE TABLE (MB95260H Series)

		Vector tab	le address		Priority order of
Interrupt source	Interrupt request number	Upper	Lower	Bit name of interrupt level setting register	interrupt sourc- es of the same level (occurring simultaneously)
External interrupt ch. 4	IRQ0	FFFA⊦	FFFB⊦	L00 [1:0]	High
External interrupt ch. 5	IRQ1	FFF8 _H	FFF9 _H	L01 [1:0]	A
External interrupt ch. 2	IDOo	ГГГС	ГГГ7	1.00 [1.0]	
External interrupt ch. 6	- IRQ2	FFF6 _H	FFF7 _H	L02 [1:0]	
External interrupt ch. 3	IDO2	FFF4		1.02 [1.0]	
External interrupt ch. 7	IRQ3	FFF4 _H	FFF5 _H	L03 [1:0]	
_	IRQ4	FFF2 _H	FFF3 _H	L04 [1:0]	
8/16-bit composite timer ch. 0 (Lower)	IRQ5	FFF0 _H	FFF1 _H	L05 [1:0]	
8/16-bit composite timer ch. 0 (Upper)	IRQ6	FFEE _H	FFEF _H	L06 [1:0]	
LIN-UART (reception)	IRQ7	FFECH	FFEDH	L07 [1:0]	
LIN-UART (transmission)	IRQ8	FFEA _H	FFEBH	L08 [1:0]	
_	IRQ9	FFE8 _H	FFE9 _H	L09 [1:0]	
_	IRQ10	FFE6 _H	FFE7 _H	L10 [1:0]	
_	IRQ11	FFE4 _H	FFE5 _H	L11 [1:0]	
_	IRQ12	FFE2 _H	FFE3 _H	L12 [1:0]	
_	IRQ13	FFE0 _H	FFE1 _H	L13 [1:0]	
8/16-bit composite timer ch. 1 (Upper)	IRQ14	FFDE _H	FFDFн	L14 [1:0]	
_	IRQ15	FFDCH	FFDD⊦	L15 [1:0]	
_	IRQ16	FFDA _H	FFDB⊦	L16 [1:0]	
_	IRQ17	FFD8 _H	FFD9 _H	L17 [1:0]	
8/10-bit A/D converter	IRQ18	FFD6 _H	FFD7 _H	L18 [1:0]	
Timebase timer	IRQ19	FFD4 _H	FFD5 _H	L19 [1:0]	
Watch prescaler	IRQ20	FFD2 _H	FFD3 _H	L20 [1:0]	
_	IRQ21	FFD0 _H	FFD1 _H	L21 [1:0]	
8/16-bit composite timer ch. 1 (Lower)	IRQ22	FFCEH	FFCF _H	L22 [1:0]	
Flash memory	IRQ23	FFCCH	FFCDH	L23 [1:0]	Low

■ INTERRUPT SOURCE TABLE (MB95270H Series)

		Vector tab	le address		Priority order of
Interrupt source	Interrupt request number	Upper	Lower	Bit name of interrupt level setting register	interrupt sources of the same level (occurring simultaneously)
External interrupt ch. 4	IRQ0	FFFA⊦	FFFB⊦	L00 [1:0]	High
_	IRQ1	FFF8⊦	FFF9 _H	L01 [1:0]	A
External interrupt ch. 6	IRQ2	FFF6 _H	FFF7 _H	L02 [1:0]	
	IRQ3	FFF4 _H	FFF5 _H	L03 [1:0]	
_	IRQ4	FFF2⊦	FFF3 _H	L04 [1:0]	
8/16-bit composite timer ch. 0 (Lower)	IRQ5	FFF0 _H	FFF1 _H	L05 [1:0]	
8/16-bit composite timer ch. 0 (Upper)	IRQ6	FFEE _H	FFEF _H	L06 [1:0]	
_	IRQ7	FFECH	FFEDH	L07 [1:0]	
_	IRQ8	FFEA _H	FFEBH	L08 [1:0]	
_	IRQ9	FFE8 _H	FFE9н	L09 [1:0]	
_	IRQ10	FFE6 _H	FFE7 _H	L10 [1:0]	
_	IRQ11	FFE4 _H	FFE5 _H	L11 [1:0]	
_	IRQ12	FFE2 _H	FFE3 _H	L12 [1:0]	
_	IRQ13	FFE0 _H	FFE1 _H	L13 [1:0]	
_	IRQ14	FFDE _H	FFDF _H	L14 [1:0]	
_	IRQ15	FFDC _H	FFDD⊦	L15 [1:0]	
_	IRQ16	FFDA _H	FFDB⊦	L16 [1:0]	
_	IRQ17	FFD8 _H	FFD9 _H	L17 [1:0]	
8/10-bit A/D converter	IRQ18	FFD6 _H	FFD7 _H	L18 [1:0]	
Timebase timer	IRQ19	FFD4 _H	FFD5 _H	L19 [1:0]	
Watch prescaler	IRQ20	FFD2 _H	FFD3 _H	L20 [1:0]	
_	IRQ21	FFD0 _H	FFD1 _H	L21 [1:0]	
_	IRQ22	FFCEH	FFCFH	L22 [1:0]	▼
Flash memory	IRQ23	FFCCH	FFCDн	L23 [1:0]	Low

■ INTERRUPT SOURCE TABLE (MB95280H Series)

		Vector tab	le address		Priority order of	
Interrupt source	Interrupt request number	Upper	Lower	Bit name of interrupt level setting register	interrupt sourc- es of the same level (occurring simultaneously)	
External interrupt ch. 4	IRQ0	FFFA⊦	FFFB⊦	L00 [1:0]	High	
External interrupt ch. 5	IRQ1	FFF8 _H	FFF9 _H	L01 [1:0]	A	
External interrupt ch. 2	- IRQ2	FFF6 _H	FFF7 _H	1.00 [1:0]		
External interrupt ch. 6	INQZ	ГГГОН	ГГГ/Н	L02 [1:0]		
External interrupt ch. 3	- IRQ3	FFF4 _H	FFF5 _H	1.02 [1:0]		
External interrupt ch. 7	INQS	ГГГ 4 Н	ГГГЭН	L03 [1:0]		
_	IRQ4	FFF2⊦	FFF3⊦	L04 [1:0]		
8/16-bit composite timer ch. 0 (Lower)	IRQ5	FFF0 _H	FFF1 _H	L05 [1:0]		
8/16-bit composite timer ch. 0 (Upper)	IRQ6	FFEEH	FFEFH	L06 [1:0]		
LIN-UART (reception)	IRQ7	FFECH	FFEDH	L07 [1:0]		
LIN-UART (transmission)	IRQ8	FFEA	FFEB _H	L08 [1:0]		
_	IRQ9	FFE8 _H	FFE9 _H	L09 [1:0]		
_	IRQ10	FFE6 _H	FFE7 _H	L10 [1:0]		
_	IRQ11	FFE4 _H	FFE5 _H	L11 [1:0]		
_	IRQ12	FFE2 _H	FFE3 _H	L12 [1:0]		
_	IRQ13	FFE0 _H	FFE1 _H	L13 [1:0]		
_	IRQ14	FFDE _H	FFDF⊦	L14 [1:0]		
_	IRQ15	FFDCH	FFDD⊦	L15 [1:0]		
_	IRQ16	FFDA _H	FFDB⊦	L16 [1:0]		
_	IRQ17	FFD8 _H	FFD9⊦	L17 [1:0]		
8/10-bit A/D converter	IRQ18	FFD6⊦	FFD7 _H	L18 [1:0]		
Timebase timer	IRQ19	FFD4 _H	FFD5⊦	L19 [1:0]		
Watch prescaler	IRQ20	FFD2 _H	FFD3 _H	L20 [1:0]		
_	IRQ21	FFD0 _H	FFD1 _H	L21 [1:0]		
_	IRQ22	FFCEH	FFCF _H	L22 [1:0]	▼	
Flash memory	IRQ23	FFCCH	FFCDH	L23 [1:0]	Low	


■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

Dawamatan	Or made al	Rat	ing	11	Bossoules
Parameter	Symbol	Min	Max	Unit	Remarks
Power supply voltage*1	Vcc	Vss - 0.3	Vss + 6	V	
Input voltage*1	Vı	Vss - 0.3	Vss + 6	V	*2
Output voltage*1	Vo	Vss - 0.3	Vss + 6	V	*2
Maximum clamp current	ICLAMP	- 2	+ 2	mA	Applicable to specific pins*3
Total maximum clamp current	Σ CLAMP	_	20	mA	Applicable to specific pins*3
"L" level maximum	lo _{L1}		15	mA	Other than P05, P06, P62 and P63 ⁻⁴
output current	lol2		15		P05, P06, P62 and P63*4
"L" level average current	lolav1		4	- mA	Other than P05, P06, P62 and P63 ⁻⁴ Average output current= operating current × operating ratio (1 pin)
L level average current	lolav2		12		P05, P06, P62 and P63 ^{*4} Average output current= operating current × operating ratio (1 pin)
"L" level total maximum output current	Σ loL	_	100	mA	
"L" level total average output current	Σ lolav	_	50	mA	Total average output current= operating current × operating ratio (Total number of pins)
"H" level maximum	І он1		– 15	mA	Other than P05, P06, P62 and P63 ⁻⁴
output current	І он2		- 15	IIIA	P05, P06, P62 and P63*4
"H" level average	Iонаv1		- 4	m A	Other than P05, P06, P62 and P63 ⁻⁴ Average output current= operating current × operating ratio (1 pin)
current	Iонаv2	_	- 8	- mA	P05, P06, P62 and P63 ^{*4} Average output current= operating current × operating ratio (1 pin)
"H" level total maximum output current	Σ loн	_	- 100	mA	
"H" level total average output current	ΣΙοнαν	_	- 50	mA	Total average output current= operating current × operating ratio (Total number of pins)
Power consumption	Pd	_	320	mW	
Operating temperature	TA	- 40	+ 85	°C	
Storage temperature	Tstg	- 55	+ 150	°C	

(Continued)

- *1: The parameter is based on $V_{SS} = 0.0 \text{ V}$.
- *2: V_I and V_O must not exceed V_{CC} + 0.3 V. V_I must not exceed the rated voltage. However, if the maximum current to/from an input is limited by means of an external component, the I_{CLAMP} rating is used instead of the V_I rating.
- *3: Applicable to the following pins: P00 to P07, P62 to P64, PG1, PG2, PF0, PF1 (P00, P62, P63 and P64 are available only in MB95F262H/F262K/F263H/F263K/F264H/F264K. P01, P02, P03, P07, PG1, PG2, PF0 and PF1 are available only in MB95F262H/F262K/F263H/F263K/F264H/F264K/F282H/F282K/F283H/F283K/F284H/F284K.)
 - Use under recommended operating conditions.
 - Use with DC voltage (current).
 - The HV (High Voltage) signal is an input signal exceeding the Vcc voltage. Always connect a limiting resistor between the HV (High Voltage) signal and the microcontroller before applying the HV (High Voltage) signal.
 - The value of the limiting resistor should be set to a value at which the current to be input to the microcontroller pin when the HV (High Voltage) signal is input is below the standard value, irrespective of whether the current is transient current or stationary current.
 - When the microcontroller drive current is low, such as in low power consumption modes, the HV (High Voltage) input potential may pass through the protective diode to increase the potential of the Vcc pin, affecting other devices.
 - If the HV (High Voltage) signal is input when the microcontroller power supply is off (not fixed at 0 V), since power is supplied from the pins, incomplete operations may be executed.
 - If the HV (High Voltage) input is input after power-on, since power is supplied from the pins, the voltage of power supply may not be sufficient to enable a power-on reset.
 - Do not leave the HV (High Voltage) input pin unconnected.
 - Example of a recommended circuit:



*4: P62 and P63 are available only in MB95F262H/F262K/F263H/F263K/F264H/F264K.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.


2. Recommended Operating Conditions

(Vss = 0.0 V)

Parameter	Symbol	Value		Unit	Remarks				
Farameter	Syllibol	Min	Max	Oiiit	nemarks				
	2.4*1*2 5.5*1 In normal operation		In normal operation	Other than on-chip debug					
Power supply	Vcc	2.3	5.5	V	Hold condition in stop mode	mode			
voltage	VCC	2.9	5.5]	In normal operation	On-chip debug mode			
		2.3	5.5		Hold condition in stop mode	On-chip debug mode			
Smoothing capacitor	Cs	0.022	1	μF	*3				
Operating T _A -40 +85 °C Other than on-chip de		Other than on-chip debug mo	ode						
temperature	IA	+ 5	+ 35		On-chip debug mode				

^{*1:} The value varies depending on the operating frequency, the machine clock and the analog guaranteed range.

^{*3:} Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The bypass capacitor for the Vcc pin must have a capacitance larger than Cs. For the connection to a smoothing capacitor Cs, see the diagram below. To prevent the device from unintentionally entering an unknown mode due to noise, minimize the distance between the C pin and Cs and the distance between Cs and the Vss pin when designing the layout of a printed circuit board.



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

^{*2:} The value is 2.88 V when the low-voltage detection reset is used.

3. DC Characteristics

 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, T_A = -40^{\circ}C to + 85^{\circ}C)$

				`	Value	-	. v , i	$A = -40^{\circ}C (10 + 85^{\circ}C)$
Parameter	Symbol	Pin name	Condition	Min		Max	Unit	Remarks
				IVIIN	Тур	wax		N/II 01/00 : .
	Vihi	P04	*1	0.7 Vcc	_	Vcc + 0.3	V	When CMOS input level (hysteresis input) is selected
"H" level input voltage	Vihs	P00 to P07, P12, P62 to P64, PF0, PF1, PG1, PG2	*1	0.8 Vcc	_	Vcc + 0.3	V	Hysteresis input
	VIHM	PF2	_	0.7 Vcc	_	Vcc + 0.3	V	Hysteresis input
	VıL	P04	*1	Vss - 0.3	_	0.3 Vcc	٧	When CMOS input level (hysteresis input) is selected
"L" level input voltage	VILS	P00 to P07, P12, P62 to P64, PF0, PF1, PG1, PG2	*1	Vss - 0.3	_	0.2 Vcc	V	Hysteresis input
	VILM	PF2	_	Vss - 0.3	_	0.3 Vcc	V	Hysteresis input
Open-drain output application voltage	V D	PF2, P12	_	Vss - 0.3	_	0.2 Vcc	V	
"H" level	Vон1	Output pins other than P05, P06, P12, P62, P63, PF2*2	Iон = -4 mA	Vcc - 0.5	_	_	V	
voltage	V _{OH2}	P05, P06, P62, P63*2	Iон = -8 mA	Vcc - 0.5	_	_	٧	
"L" level	V _{OL1}	Output pins other than P05, P06, P62, P63 ²	IoL = 4 mA	_	_	0.4	٧	
voltage	V _{OL2}	P05, P06, P62, P63*2	IoL = 12 mA	_	_	0.4	٧	
Input leak current (Hi-Z output leak current)	lu	All input pins	0.0 V < V _I < V _{CC}	- 5	_	+ 5	μΑ	When pull-up resistance is disabled
Pull-up resistance	Rpull	P00 to P07, PG1, PG2 ^{'3*4}	V _I = 0 V	25	50	100	kΩ	When pull-up resistance is enabled
Input capacitance	Cin	Other than Vcc and Vss	f = 1 MHz	_	5	15	pF	

 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, TA = -40^{\circ}C to + 85^{\circ}C)$

Downston	Cumbal	Din nama	Condition		Value		Unit	Domostro
Parameter	Symbol	Pin name	Condition	Min	Тур	Max	o iii	Remarks
			Vcc = 5.5 V Fch = 32 MHz	_	13	17	mA	Flash memory product (except writing and erasing)
	lcc		F _{MP} = 16 MHz Main clock mode (divided by 2)	_	33.5	39.5	mA	Flash memory product (at writing and erasing)
				_	15	21	mA	At A/D conversion
Power	Iccs		Vcc = 5.5 V FcH = 32 MHz FMP = 16 MHz Main sleep mode (divided by 2)	_	5.5	9	mA	
	IccL	Vcc (External clock operation)	$V_{CC} = 5.5 \text{ V}$ $F_{CL} = 32 \text{ kHz}$ $F_{MPL} = 16 \text{ kHz}$ Subclock mode (divided by 2) $T_A = +25^{\circ}\text{C}$	_	65	153	μΑ	
supply current*4	Iccls		Vcc = 5.5 V FcL = 32 kHz FMPL = 16 kHz Subsleep mode (divided by 2) TA = +25°C	_	10	84	μΑ	
	Ісст		$V_{CC} = 5.5 \text{ V}$ $F_{CL} = 32 \text{ kHz}$ Watch mode Main stop mode $T_{A} = +25^{\circ}C$	_	5	30	μΑ	
	Іссмся	Vcc	Vcc = 5.5 V Fcrh = 10 MHz Fmp = 10 MHz Main CR clock mode	_	8.6	_	mA	
	ICCSCR	Voc	Vcc = 5.5 V Sub-CR clock mode (divided by 2) T _A = +25°C	_	110	410	μΑ	

(Continued)

 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, T_A = -40^{\circ}C to + 85^{\circ}C)$

Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks
Farainetei	Symbol	Fili Hallie	Condition	Min	Тур	Max		nemarks
	Ісстѕ	Vcc (External clock operation)	$V_{CC} = 5.5 \text{ V}$ $F_{CH} = 32 \text{ MHz}$ $Timebase timer$ $mode$ $T_A = +25^{\circ}C$		1.1	3	mA	
Power supply current*4	Іссн	operation)	$V_{CC} = 5.5 \text{ V}$ Substop mode $T_A = +25^{\circ}\text{C}$		3.5	22.5	μΑ	Main stop mode for single clock selection
	ILVD		Current consumption for low-voltage detection circuit only	_	37	54	μΑ	
	Іспн	Vcc	Current consumption for the internal main CR oscillator	_	0.5	0.6	mA	
	ICRL		Current consumption for the internal sub-CR oscillator oscillating at 100 kHz	_	20	72	μΑ	

^{*1:} The input level of P04 can be switched between "CMOS input level" and "hysteresis input level". The input level selection register (ILSR) is used to switch between the two input levels.

- *4: The power supply current is determined by the external clock. When the low-voltage detection option is selected, the power-supply current will be the sum of adding the current consumption of the low-voltage detection circuit (ILVD) to one of the value from Icc to Icch. In addition, when both the low-voltage detection option and the internal CR oscillator are selected, the power supply current will be the sum of adding up the current consumption of the low-voltage detection circuit, the current consumption of the internal CR oscillators (ICRH, ICRL) and a specified value. In on-chip debug mode, the internal CR oscillator (ICRH) and the low-voltage detection circuit are always enabled, and current consumption therefore increases accordingly.
 - See "4. AC Characteristics: (1) Clock Timing" for Fch and Fcl.
 - See "4. AC Characteristics: (2) Source Clock / Machine Clock" for FMP and FMPL.

^{*2:} P62 and P63 are available only in MB95F262H/F262K/F263H/F263K/F264H/F264K.

^{*3:} P00 is available only in MB95F262H/F262K/F263H/F263K/F264H/F264K. P01, P02, P03, P07, PG1 and PG2 are available only in MB95F262H/F262K/F263H/F263K/F264H/F264K/F282H/F282K/F283H/F283K/F284H/F284K.

4. AC Characteristics

(1) Clock Timing

 $(Vcc = 2.4 \text{ V to } 5.5 \text{ V}, Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } + 85^{\circ}\text{C})$

D	0	D'	0 1111		Value		1114	Domesto	
Parameter	Symbol	Pin name	Condition	Min	Тур	Max	Unit	Remarks	
		X0, X1	_	1	_	16.25	MHz	When the main oscillation circuit is used	
	Fсн	X0, HCLK1, HCLK2	X1 : open	1		12	MHz	When the main external clock	
		X0, X1, HCLK1, HCLK2	1	1	ı	32.5	MHz	is used	
				9.7	10	10.3	MHz	When the main internal clock	
				7.76	8	8.24	MHz	is used*1 3.3 V ≤ Vcc ≤ 5.5 V(-40 °C ≤ T _A ≤ + 40 °C)	
				0.97	1	1.03	MHz	$2.4 \text{ V} \le \text{Vcc} \le 3.3 \text{ V} (-40 \text{ C} \le 14 \le +40 \text{ C})$	
				9.55	10	10.45	MHz	When the main internal clock	
				7.64	8	8.36	MHz	is used*1	
				0.955	1	1.045	MHz	$3.3 \text{ V} \le \text{Vcc} \le 5.5 \text{ V} (+40 ^{\circ}\text{C} < \text{T}_{A} \le +85 ^{\circ}\text{C})$	
Clock frequency		_		9.5	10	10.5	MHz	When the main internal clock	
	FCRH		_	7.6	8	8.4	MHz	is used*1 2.4 V ≤ Vcc < 3.3 V	
				0.95	1	1.05	MHz	$(-40 {}^{\circ}\text{C} \le T_A < 0 {}^{\circ}\text{C}, +40 {}^{\circ}\text{C} < T_A \le +85 {}^{\circ}\text{C})$	
				9.7	10	10.3	MHz	When the main internal clock	
				7.76	8	8.24	MHz	is used*2	
				0.97	1	1.03	MHz	2.4 V ≤ Vcc ≤ 5.5 V(0 °C ≤ T _A ≤ + 40 °C)	
				9.5	10	10.5	MHz	When the main internal clock	
				7.6	8	8.4	MHz	is used*2 2.4 V ≤ Vcc ≤ 5.5 V	
				0.95	1	1.05	MHz	$(-40 {}^{\circ}\text{C} \le \text{T}_{A} < 0 {}^{\circ}\text{C}, +40 {}^{\circ}\text{C} < \text{T}_{A} \le +85 {}^{\circ}\text{C})$	
	FcL	X0A, X1A		_	32.768	_	kHz	When the main oscillation circuit is used	
	1 02	7,071,7171		_	32.768	_	kHz	When the sub-external clock is used	
	FCRL	_	_	50	100	200	kHz	When the sub-internal CR clock is used	
		X0, X1	_	61.5	_	1000	ns	When the main oscillation circuit is used	
Clock cycle	thcyl	X0, HCLK1, HCLK2	X1 : open	83.4	_	1000	ns	When the external clock is	
time		X0, X1, HCLK1, HCLK2	_	30.8	_	1000	ns	used	
	t LCYL	X0A, X1A	_	_	30.5	_	μs	When the subclock is used	


(Continued)


 $(Vcc = 2.4 \text{ V to } 5.5 \text{ V}, Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } + 85^{\circ}\text{C})$


Parameter	er Symbol Pin name Condition Value		Unit	Remarks						
raiailletei	Symbol	r III IIaille	Condition	Min	Тур	Max	Oilit	nemarks		
Input clock pulse width	tw _{H1}	X0, HCLK1, HCLK2	X1 : open	33.4	1		ns	When the external clock is		
	tw∟1	X0, X1, HCLK1, HCLK2	1	12.4		_	ns	used, the duty ratio should range between 40% and 60%.		
	twH2 twL2	X0A			15.2	_	μs			
Input clock	tcn	X0, HCLK1, HCLK2	X1 : open			5	ns	When the external clock is		
fall time	t cf	X0, X1 HCLK1, HCLK2			_	5	ns	used		
Internal CR oscillation	tcrhwk	_	_		_	80	μs	When the main internal CR clock is used		
start time	tcrlwk	_	_			10	μs	When the sub-internal CR clock is used		

^{*1:} These specifications are not applicable to the following products: MB95F272HPH, MB95F272KPH, MB95F273HPH, MB95F273KPH, MB95F274HPH and MB95F274KPH.

^{*2:} These specifications are only applicable to the following products: MB95F272HPH, MB95F272KPH, MB95F273HPH, MB95F273KPH, MB95F274HPH and MB95F274KPH.








(2) Source Clock / Machine Clock


 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, T_A = -40^{\circ}C to + 85^{\circ}C)$

Parameter	Symbol	Pin		Value		Unit	Remarks
Parameter	Syllibol	name	Min	Тур	Max	Oill	nemarks
			61.5	_	2000	ns	When the main external clock is used Min: FcH = 32.5 MHz, divided by 2 Max: FcH = 1 MHz, divided by 2
Source clock cycle time*1 (clock before	tsclк	_	100	_	1000	ns	When the main CR clock is used Min: Fcrh = 10 MHz Max: Fcrh = 1 MHz
division)			_	61	_	μs	When the sub-oscillation clock is used FcL = 32.768 kHz, divided by 2
			_	20	_	μs	When the sub-oscillation clock is used FCRL = 100 kHz, divided by 2
	Fsp		0.5	_	16.25	MHz	When the main oscillation clock is used
Source clock frequency	1 35	_	1		10	MHz	When the main CR clock is used
	F _{SPL}		1	16.384	1	kHz	When the sub-oscillation clock is used
				50		kHz	When the sub-CR clock is used FCRL = 100 kHz, divided by 2
			61.5	_	32000	ns	When the main oscillation clock is used Min: F _{SP} = 16.25 MHz, no division Max: F _{SP} = 0.5 MHz, divided by 16
Machine clock cycle time*2 (minimum		_	100	_	16000	ns	When the main CR clock is used Min: F _{SP} = 10 MHz Max: F _{SP} = 1 MHz, divided by 16
instruction execution time)	tмсLк		61		976.5	μs	When the sub-oscillation clock is used Min: F _{SPL} = 16.384 kHz, no division Max: F _{SPL} = 16.384 kHz, divided by 16
			20		320	μs	When the sub-CR clock is used Min: F _{SPL} = 50 kHz, no division Max: F _{SPL} = 50 kHz, divided by 16
	F _{MP}		0.031	_	16.25	MHz	When the main oscillation clock is used
Machine clock	I IVIP	_	0.0625	_	10	MHz	When the main CR clock is used
frequency			1.024		16.384	kHz	When the sub-oscillation clock is used
-	FMPL		3.125	_	50	kHz	When the sub-CR clock is used FCRL = 100 kHz

^{*1:} This is the clock before it is divided according to the division ratio set by the machine clock division ratio selection bits (SYCC: DIV1 and DIV0). This source clock is divided to become a machine clock according to the division ratio set by the machine clock division ratio selection bits (SYCC: DIV1 and DIV0). In addition, a source clock can be selected from the following.

- Main clock divided by 2
- Main CR clock
- Subclock divided by 2
- Sub-CR clock divided by 2
- *2: This is the operating clock of the microcontroller. A machine clock can be selected from the following.
 - Source clock (no division)
 - Source clock divided by 4
 - Source clock divided by 8
 - Source clock divided by 16






(3) External Reset

 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, TA = -40^{\circ}C to + 85^{\circ}C)$

Doromotor	Symbol	Value	Value		Remarks	
Parameter	Syllibol	Min	Max	Unit	nemarks	
		2 tмськ*1	_	ns	In normal operation	
RST "L" level pulse width	t RSTL	Oscillation time of the oscillator*2 + 100	_	μs	In stop mode, subclock mode, sub-sleep mode, and watch mode	
		100	_	μs	In timebase timer mode	


- *1: See " (2) Source Clock / Machine Clock" for tmclk.
- *2: The oscillation time of an oscillator is the time for it to reach 90% of its amplitude. The crystal oscillator has an oscillation time of between several ms and tens of ms. The ceramic oscillator has an oscillation time of between hundreds of µs and several ms. The external clock has an oscillation time of 0 ms. The CR oscillator clock has an oscillation time of between several µs and several ms.




(4) Power-on Reset

 $(V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } + 85^{\circ}\text{C})$

Parameter	Symbol	Condition	Va	lue	Unit	Remarks
raiailletei	Syllibol	Condition	Min	Max	Oilit	nemarks
Power supply rising time	t⊓	_	_	50	ms	
Power supply cutoff time	toff	_	1	_	ms	Wait time until power-on



Note: A sudden change of power supply voltage may activate the power-on reset function. When changing the power supply voltage during the operation, set the slope of rising to a value below within 30 mV/ms as shown below.




(5) Peripheral Input Timing

 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, TA = -40^{\circ}C to + 85^{\circ}C)$

Parameter	Symbol Pin name		Va	Unit	
Farameter	Syllibol	Fill flame	Min	Max	Oilit
Peripheral input "H" pulse width	tılıн	INT02 to INT07*2,*3, EC0*2, EC1*4	2 t мськ*1	_	ns
Peripheral input "L" pulse width	tıнıL		2 t мськ*1		ns

^{*1:} See "(2) Source Clock / Machine Clock" for tmclk.

^{*4:} EC1 is available only in MB95F262H/F262K/F263H/F263K/F264H/F264K.



^{*2:} INT04, INT06 and EC0 are available in all products.

^{*3:} INT02, INT03, INT05 and INT07 are available only in MB95F262H/F262K/F263H/F263K/F264H/F264K/F282H/F282K/F283H/F283K/F284H/F284K.

(6) LIN-UART Timing (Available only in MB95F262H/F262K/F263H/F263K/F264H/F264K/F282H/F282K/F283H/F283K/F284H/F284K)

Sampling is executed at the rising edge of the sampling clock *1 , and serial clock delay is disabled *2 . (ESCR register:SCES bit = 0, ECCR register:SCDE bit = 0)


 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } + 85^{\circ}\text{C})$


Parameter	Symbol Pin name		Condition	Va	Unit	
raiametei	Syllibol	Fili lialile	Condition	Min	Max	Oiiit
Serial clock cycle time	tscyc	SCK		5 t мськ* ³	_	ns
$SCK \downarrow \to SOT$ delay time	tslovi	SCK, SOT	Internal clock operation output pin:	– 95	+ 95	ns
Valid SIN → SCK ↑	tıvsнı	SCK, SIN	$C_L = 80 \text{ pF} + 1 \text{ TTL}$	tmcLK*3 + 190	_	ns
$SCK \uparrow \rightarrow valid SIN hold time$	t shixi	SCK, SIN		0	_	ns
Serial clock "L" pulse width	t slsh	SCK		3 tмськ*3 — tR	_	ns
Serial clock "H" pulse width	t shsl	SCK		t мськ*3 + 95	_	ns
$SCK \downarrow \to SOT$ delay time	t slove	SCK, SOT	External clock	_	2 tmcLK*3 + 95	ns
Valid SIN → SCK ↑	tivshe	SCK, SIN	operation output pin:	190	_	ns
SCK $\uparrow \rightarrow$ valid SIN hold time	tsHIXE	SCK, SIN	C _L = 80 pF + 1 TTL	tмськ*3 + 95	_	ns
SCK fall time	t⊧	SCK		_	10	ns
SCK rise time	t⊓	SCK			10	ns

^{*1:} There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

^{*2:} The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.

^{*3:} See "(2) Source Clock / Machine Clock" for tmclk.





Sampling is executed at the falling edge of the sampling $clock^{*1}$, and serial clock delay is disabled*2. (ESCR register:SCES bit = 1, ECCR register:SCDE bit = 0)


 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, TA = -40^{\circ}C to + 85^{\circ}C)$


Parameter	Symbol Pin name		Condition	Va	Unit	
Parameter	Symbol	Fili lialile	Condition	Min	Max	Oilit
Serial clock cycle time	tscyc	SCK		5 t мськ* ³	_	ns
SCK ↑→ SOT delay time	tsноvі	SCK, SOT	Internal clock operation output pin:	- 95	+ 95	ns
Valid SIN $ ightarrow$ SCK \downarrow	tıvslı	SCK, SIN	$C_L = 80 \text{ pF} + 1 \text{ TTL}$	tмськ*3 + 190	_	ns
$SCK \downarrow \to valid \; SIN \; hold \; time$	t slixi	SCK, SIN		0	_	ns
Serial clock "H" pulse width	t shsl	SCK		3 tмськ*3 — t _R	_	ns
Serial clock "L" pulse width	t slsh	SCK		tмськ*3 + 95	_	ns
$SCK \uparrow \rightarrow SOT$ delay time	t shove	SCK, SOT	External clock	_	2 tmclk*3 + 95	ns
Valid SIN → SCK \downarrow	tivsle	SCK, SIN	operation output pin:	190	_	ns
$SCK \downarrow \rightarrow valid SIN hold time$	tslixe	SCK, SIN	C _L = 80 pF + 1 TTL	tмськ*3 + 95	_	ns
SCK fall time	t⊧	SCK			10	ns
SCK rise time	t⊓	SCK		_	10	ns

^{*1:} There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

^{*2:} The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.

^{*3:} See "(2) Source Clock / Machine Clock" for tmclk.






Sampling is executed at the rising edge of the sampling $clock^{*1}$, and serial clock delay is enabled*2. (ESCR register:SCES bit = 0, ECCR register:SCDE bit = 1)

 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, TA = -40^{\circ}C to + 85^{\circ}C)$

Parameter	Symbol Pin name		Condition	Val	Unit	
Parameter			Condition	Min	Max	Oill
Serial clock cycle time	tscyc	SCK		5 t мськ* ³	_	ns
$SCK \uparrow \rightarrow SOT$ delay time	tsноvі	SCK, SOT	Internal clock	- 95	+ 95	ns
Valid SIN → SCK \downarrow	tıvslı	SCK, SIN	operation output pin:	tmclk*3 + 190	_	ns
$SCK \downarrow \rightarrow valid SIN hold time$	tslixi	SCK, SIN	C∟ = 80 pF + 1 TTL	0	_	ns
$SOT \to SCK \downarrow delay\ time$	tsovu	SCK, SOT		_	4 tmclk*3	ns

^{*1:} There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

^{*3:} See "(2) Source Clock / Machine Clock" for tmclk.




^{*2:} The serial clock delay function is a function that delays the output signal of the serial clock for half clock.

Sampling is executed at the falling edge of the sampling $clock^{*1}$, and serial clock delay is enabled*2. (ESCR register:SCES bit = 1, ECCR register:SCDE bit = 1)

Parameter	Symbol	Pin name	Condition	Val	Unit	
Farameter	Symbol	Fill Hallie	Condition	Min	Max	Oilit
Serial clock cycle time	tscyc	SCK		5 t мськ* ³	_	ns
$SCK \downarrow \to SOT$ delay time	tslovi	SCK, SOT	Internal clock	- 95	+ 95	ns
Valid SIN → SCK ↑	tıvsнı	SCK, SIN	operating output pin:	tмськ*3 + 190	_	ns
SCK $\uparrow \rightarrow$ valid SIN hold time	t shixi	SCK, SIN	C _L = 80 pF + 1 TTL	0	_	ns
$SOT \rightarrow SCK \uparrow delay time$	tsovнı	SCK, SOT		_	4 tmclk*3	ns

^{*1:}There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

^{*3:} See "(2) Source Clock / Machine Clock" for tmclk.




^{*2:} The serial clock delay function is a function that delays the output signal of the serial clock for half clock.

(7) Low-voltage Detection

 $(Vss = 0.0 V, T_A = -40^{\circ}C to + 85^{\circ}C)$

Parameter	Symbol		Value		Unit	Remarks	
Parameter	Symbol	Min	Тур	Max	Oilit	nemarks	
Release voltage	V_{DL+}	2.52	2.7	2.88	V	At power supply rise	
Detection voltage	V _{DL}	2.42	2.6	2.78	V	At power supply fall	
Hysteresis width	V _{HYS}	70	100	_	mV		
Power supply start voltage	Voff	_	_	2.3	V		
Power supply end voltage	Von	4.9	_		V		
Power supply voltage		1	_	_	μs	Slope of power supply that the reset release signal generates	
change time (at power supply rise)	tr	_	3000	_	μs	Slope of power supply that the reset release signal generates within the rating (VDL+)	
Power supply voltage		300	_	_	μs	Slope of power supply that the reset detection signal generates	
change time (at power supply fall)	tf	_	300	_	μs	Slope of power supply that the reset detection signal generates within the rating (V _{DL} -)	
Reset release delay time	t d1	_	_	300	μs		
Reset detection delay time	t d2	_	_	20	μs		



5. A/D Converter

(1) A/D Converter Electrical Characteristics


 $(Vcc = 4.0 \text{ V to } 5.5 \text{ V}, Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } + 85^{\circ}\text{C})$


			`	,		·	
Parameter	Symbol		Value	Unit	Remarks		
Parameter	Syllibol	Min Typ Max		Max	Oilit	nemarks	
Resolution		_	_	10	bit		
Total error		– 3	_	+ 3	LSB		
Linearity error] —	– 2.5	_	+ 2.5	LSB		
Differential linear error		- 1.9	_	+ 1.9	LSB		
Zero transition voltage	Vот	Vss – 1.5 LSB	Vss + 0.5 LSB	Vss + 2.5 LSB	٧		
Full-scale transition voltage	V _{FST}	Vcc – 4.5 LSB	Vcc – 2 LSB	Vcc + 0.5 LSB	٧		
Compare time		0.9	_	16500	μs	$4.5~\textrm{V} \leq \textrm{V}_{\textrm{CC}} \leq 5.5~\textrm{V}$	
Compare time		1.8	_	16500	μs	4.0 V ≤ Vcc < 4.5 V	
Sampling time		0.6		∞	μs	$\begin{array}{l} 4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V}, \\ \text{with external} \\ \text{impedance} < 5.4 \text{ k}\Omega \end{array}$	
Joanpling line		1.2	1.2 —		μs	$\begin{array}{l} 4.0 \text{ V} \leq \text{V}_{\text{CC}} \leq 4.5 \text{ V}, \\ \text{with external} \\ \text{impedance} < 2.4 \text{ k}\Omega \end{array}$	
Analog input current	lain	- 0.3	_	+ 0.3	μΑ		
Analog input voltage	Vain	Vss	_	Vcc	V		


(2) Notes on Using the A/D Converter

• External impedance of analog input and its sampling time

• The A/D converter has a sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the capacitor of the internal sample and hold circuit is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, considering the relationship between the external impedance and minimum sampling time, either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. In addition, if sufficient sampling time cannot be secured, connect a capacitor of about 0.1 µF to the analog input pin.







• A/D conversion error

As $|V_{\text{CC}}-V_{\text{SS}}|$ decreases, the A/D conversion error increases proportionately.

(3) Definitions of A/D Converter Terms

Resolution

It indicates the level of analog variation that can be distinguished by the A/D converter.

When the number of bits is 10, analog voltage can be divided into $2^{10} = 1024$.

Linearity error (unit: LSB)

It indicates how much an actual conversion value deviates from the straight line connecting the zero transition point ("00 0000 0000" $\leftarrow \rightarrow$ "00 0000 0001") of a device to


the full-scale transition point ("11 1111 1111" $\leftarrow \rightarrow$ "11 1111 1110") of the same device.


• Differential linear error (unit: LSB)

It indicates how much the input voltage required to change the output code by 1 LSB deviates from an ideal value.

Total error (unit: LSB)

It indicates the difference between an actual value and a theoretical value. The error can be caused by a zero transition error, a full-scale transition errors, a linearity error, a quantum error, or noise.





6. Flash Memory Write/Erase Characteristics

Parameter	Value			Unit	Remarks	
Parameter	Min	Тур	Max	Unit	nemarks	
Sector erase time (16 Kbytes sector)	_	0.5*1	7.5*2	S	The time of writing 00 _H prior to erasure is excluded.	
Sector erase time (2 Kbytes sector)	_	0.2*1	0.5*2	s	The time of writing 00 _H prior to erasure is excluded.	
Byte writing time	_	21	6100*2	μs	System-level overhead is excluded.	
Erase / write cycle	_	100000*3	_	cycle		
Power supply voltage at erase/ write	4.5	_	5.5	V		
Flash memory data retention time	20*4	_	_	year	Average T _A = +85°C	

^{*1:} $T_A = +25^{\circ}C$, $V_{CC} = 5.0 \text{ V}$, 100000 cycles

^{*2:} $T_A = +110^{\circ}C$, $V_{CC} = 4.5 \text{ V}$, 10000 cycles

^{*3:} The typical value of the number of erase/write cycles is 100000 provided that T_A is lower than $+85^{\circ}$ C. When T_A is higher than $+85^{\circ}$ C, the typical value becomes 10000 cycles only.

^{*4:} This value is converted from the result of a technology reliability assessment. (The value is converted from the result of a high temperature accelerated test using the Arrhenius equation with the average temperature being $+85^{\circ}$ C).


■ MASK OPTIONS


No.	Part Number	MB95F262H MB95F263H MB95F264H MB95F272H MB95F273H MB95F274H MB95F282H MB95F283H MB95F284H	MB95F262K MB95F263K MB95F264K MB95F272K MB95F273K MB95F274K MB95F282K MB95F283K MB95F283K			
	Selectable/Fixed	Fixed				
1	 Low-voltage detection reset With low-voltage detection reset Without low-voltage detection reset 	Without low-voltage detection reset	With low-voltage detection reset			
2	Reset With dedicated reset input Without dedicated reset input	With dedicated reset input	Without dedicated reset input			

■ ORDERING INFORMATION


Part Number	Package
MB95F262HP-G-SH-SNE2 MB95F262KP-G-SH-SNE2 MB95F263HP-G-SH-SNE2 MB95F263KP-G-SH-SNE2 MB95F264HP-G-SH-SNE2 MB95F264KP-G-SH-SNE2	24-pin plastic DIP (DIP-24P-M07)
MB95F262HPF-G-SNE2 MB95F262KPF-G-SNE2 MB95F263HPF-G-SNE2 MB95F263KPF-G-SNE2 MB95F264HPF-G-SNE2 MB95F264KPF-G-SNE2	20-pin plastic SOP (FPT-20P-M09)
MB95F262HPFT-G-SNE2 MB95F262KPFT-G-SNE2 MB95F263HPFT-G-SNE2 MB95F263KPFT-G-SNE2 MB95F264HPFT-G-SNE2 MB95F264KPFT-G-SNE2	20-pin plastic TSSOP (FPT-20P-M10) *Under development
MB95F282HPH-G-SNE2 MB95F282KPH-G-SNE2 MB95F283HPH-G-SNE2 MB95F283KPH-G-SNE2 MB95F284HPH-G-SNE2 MB95F284KPH-G-SNE2	16-pin plastic DIP (DIP-16P-M06)
MB95F282HPF-G-SNE1 MB95F282KPF-G-SNE1 MB95F283HPF-G-SNE1 MB95F283KPF-G-SNE1 MB95F284HPF-G-SNE1 MB95F284KPF-G-SNE1	16-pin plastic SOP (FPT-16P-M06)
MB95F272HPH-G-SNE2 MB95F272KPH-G-SNE2 MB95F273HPH-G-SNE2 MB95F273KPH-G-SNE2 MB95F274HPH-G-SNE2 MB95F274KPH-G-SNE2	8-pin plastic DIP (DIP-8P-M03)
MB95F272HPF-G-SNE2 MB95F272KPF-G-SNE2 MB95F273HPF-G-SNE2 MB95F273KPF-G-SNE2 MB95F274HPF-G-SNE2 MB95F274KPF-G-SNE2	8-pin plastic SOP (FPT-8P-M08)


■ PACKAGE DIMENSIONS






Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/







Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/

16-pin plastic DIP	Lead pitch	2.54 mm
	Sealing method	Plastic mold
(DIP-16P-M06)		




Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/







8-pin plastic DIP	Lead pitch	2.54 mm
	Sealing method	Plastic mold
(DIP-8P-M03)		




Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/

(Continued)





Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/



FUJITSU MICROELECTRONICS LIMITED

Shinjuku Dai-Ichi Seimei Bldg., 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0722, Japan

Tel: +81-3-5322-3347 Fax: +81-3-5322-3387

http://jp.fujitsu.com/fml/en/

For further information please contact:

North and South America

FUJITSU MICROELECTRONICS AMERICA, INC. 1250 E. Arques Avenue, M/S 333
Sunnyvale, CA 94085-5401, U.S.A.
Tel: +1-408-737-5600 Fax: +1-408-737-5999
http://www.fma.fujitsu.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/microelectronics/

Korea

FUJITSU MICROELECTRONICS KOREA LTD. 206 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fmk/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel: +65-6281-0770 Fax: +65-6281-0220 http://www.fmal.fujitsu.com/

FUJITSU MICROELECTRONICS SHANGHAI CO., LTD. Rm. 3102, Bund Center, No.222 Yan An Road (E), Shanghai 200002, China
Tel: +86-21-6146-3688 Fax: +86-21-6335-1605
http://cn.fujitsu.com/fmc/

FUJITSU MICROELECTRONICS PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: +852-2377-0226 Fax: +852-2376-3269
http://cn.fujitsu.com/fmc/en/

Specifications are subject to change without notice. For further information please contact each office.

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Sales Promotion Department