8-bit Microcontrollers

CMOS

F²MC-8FX MB95330H Series

MB95F332H/F332K/F333H/F333K/F334H/F334K

■ DESCRIPTION

MB95330H is a series of general-purpose, single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers of this series contain a variety of peripheral resources.

Note: F²MC is the abbreviation of FUJITSU Flexible Microcontroller.

■ FEATURES

• F2MC-8FX CPU core

Instruction set optimized for controllers

- · Multiplication and division instructions
- 16-bit arithmetic operations
- · Bit test branch instructions
- Bit manipulation instructions, etc.
- Clock
 - Selectable main clock source

Main OSC clock (up to 16.25 MHz, maximum machine clock frequency: 8.125 MHz) External clock (up to 32.5 MHz, maximum machine clock frequency: 16.25 MHz)

Main CR clock (1/8/10/12.5 MHz ±2%, maximum machine clock frequency: 12.5 MHz)

· Selectable subclock source

Sub-OSC clock (32.768 kHz)

External clock (32.768 kHz)

Sub-CR clock (Typ: 100 kHz, Min: 50 kHz, Max: 200 kHz)

- Timer
 - 8/16-bit composite timer × 2 channels
 - 8/16-bit PPG × 3 channels
 - 16-bit PPG × 1 channel (can work independently or together with the multi-pulse generator)
 - 16-bit reload timer × 1 channel (can work independently or together with the multi-pulse generator)
 - Time-base timer × 1 channel
 - Watch prescaler × 1 channel
- UART/SIO × 1 channel
 - Full duplex double buffer
 - · Capable of clock-asynchronous (UART) serial data transfer and clock-synchronous (SIO) serial data transfer

(Continued)

For the information for microcontroller supports, see the following web site.

http://edevice.fujitsu.com/micom/en-support/



(Continued)

- I2C × 1 channel
 - · Built-in wake-up function
- Multi-pulse generator (MPG) (for DC motor control) × 1 channel
 - 16-bit reload timer × 1 channel
 - 16-bit PPG timer × 1 channel
 - Waveform sequencer (including a 16-bit timer equipped with a buffer and a compare clear function)
- LIN-UART
 - Full duplex double buffer
 - · Capable of clock-synchronous serial data transfer and clock-asynchronous serial data transfer
- External interrupt × 10 channels
 - Interrupt by edge detection (rising edge, falling edge, and both edges can be selected)
 - Can be used to wake up the device from different low power consumption (standby) modes
- 8/10-bit A/D converter × 8 channels
 - 8-bit and 10-bit resolution can be chosen.
- Low power consumption (standby) modes
 - Stop mode
 - · Sleep mode
 - · Watch mode
 - Time-base timer mode
- I/O port
 - MB95F332H/F333H/F334H (maximum no. of I/O ports: 28)

General-purpose I/O ports (N-ch open drain) : 3 General-purpose I/O ports (CMOS I/O) : 25

MB95F332K/F333K/F334K (maximum no. of I/O ports: 29)

General-purpose I/O ports (N-ch open drain) : 4 General-purpose I/O ports (CMOS I/O) : 25

- On-chip debug
 - 1-wire serial control
 - Serial writing supported (asynchronous mode)
- Hardware/software watchdog timer
 - Built-in hardware watchdog timer
- Low-voltage detection reset circuit
 - Built-in low-voltage detector
- Clock supervisor counter
 - Built-in clock supervisor counter function
- Programmable port input voltage level
 - CMOS input level / hysteresis input level
- Dual operation Flash memory
 - The erase/write operation and the read operation can be executed in different banks (upper bank/lower bank) simultaneously.
- Flash memory security function
 - Protects the content of the Flash memory

■ PRODUCT LINE-UP

Part number										
	MB95F332H	MB95F333H	MB95F334H	MB95F332K	MB95F333K	MB95F334K				
Davameter	2001 00211	2001 00011	2001.00	2001 00211	2001 00011	2001 00 111				
Parameter										
Type		Flash memory product								
Clock supervisor counter	It supervises th	supervises the main clock oscillation.								
Program ROM capacity	8 Kbyte	12 Kbyte	20 Kbyte	8 Kbyte	12 Kbyte	20 Kbyte				
RAM capacity	240 bytes	496 bytes	1008 bytes	240 bytes	496 bytes	1008 bytes				
Low-voltage detection reset		No			Yes					
Reset input		Dedicated		Se	lected by softwa	are				
CPU functions	Number of basi Instruction bit le Instruction leng Data bit length Minimum instru Interrupt proces	ength th ction execution								
General- purpose I/O	I/O ports (Max) CMOS I/O: 25 N-ch open drai			I/O ports (Max) CMOS I/O: 25 N-ch open drai						
Time-base timer	Interrupt cycle:	0.256 ms to 8.3	3 s (when extern	nal clock = 4 MH	Hz)					
Hardware/ software watchdog timer	Reset generation Main oscillation The sub-CR clo	clock at 10 MH			dware watchdo	g timer.				
Wild register	It can be used	to replace three	bytes of data.							
LIN-UART	Clock-synchror enabled.	ous serial data	transfer and clo	e selected by a ock-asynchrono	us serial data tr					
8/10-bit A/D	8 channels									
converter	8-bit resolution	and 10-bit reso	lution can be ch	nosen.						
	2 channels									
8/16-bit composite timer	The timer can be configured as an "8-bit timer x 2 channels" or a "16-bit timer x 1 channel". It has built-in timer function, PWC function, PWM function and input capture function. Count clock: it can be selected from internal clocks (seven types) and external clocks. It can output square wave.									
External	10 channels									
External interrupt	Interrupt by edge detection (The rising edge, falling edge, or both edges can be selected.) It can be used to wake up the device from different standby modes.									
On-chip debug	1-wire serial co It supports serial		chronous mode	e)						

(Continued) Part number								
	MB95F332H	MB95F333H	MB95F334H	MB95F332K	MB95F333K	MB95F334K		
Parameter								
i arameter	1 channel							
UART/SIO	Data transfer with UART/SIO is enabled. It has a full duplex double buffer, variable data length (5/6/7/8 bits), a built-in baud rate generator and an error detection function. It uses the NRZ type transfer format. LSB-first data transfer and MSB-first data transfer are available to use. Clock-asynchronous (UART) serial data transfer and clock-synchronous (SIO) serial data transfer is enabled.							
	1 channel							
l ² C	and a wake-up It also has func	or function, an a function.	I receiving arbitration functi ting and detecti					
a//a !!	3 channels							
8/16-bit PPG	The counter op	erating clock ca	sed as two 8-bit an be selected f	rom eight clock		it PPG channel.		
16-bit PPG	The counter op It supports exte	erating clock ca rnal trigger sta	le are available an be selected f rt. ogether with the	rom eight clock				
16-bit reload timer	It can output so Count clock: it ca Two counter op	uare waveform an be selected fr perating modes:	nter operating r com internal clock reload mode a ogether with the	ks (seven types) nd one-shot mo	and external cloo	cks.		
Multi-pulse generator (for DC motor control)	16-bit PPG timer: 1 channel 16-bit reload timer operations: toggle output, one-shot output Event counter: 1 channel Waveform sequencer (including a 16-bit timer equipped with a buffer and a compare clear function)							
Watch prescaler	Eight different t	ime intervals ca	an be selected.					
Flash memory	It supports automatic programming, Embedded Algorithm, and write/erase/erase-suspend/erase-resume commands. It has a flag indicating the completion of the operation of Embedded Algorithm. Number of write/erase cycles: 100000 Data retention time: 20 years Flash security feature for protecting the content of the Flash memory							
Standby mode	Sleep mode, st	op mode, watch	n mode, time-ba	se timer mode				
Package			DIP-32	P-M30 P-M06 P-M19				

■ PACKAGES AND CORRESPONDING PRODUCTS

Part number Package	MB95F332H	MB95F332K	MB95F333H	MB95F333K	MB95F334H	MB95F334K
FPT-32P-M30	0	0	0	0	0	0
DIP-32P-M06	0	0	0	0	0	0
LCC-32P-M19	0	0	0	0	0	0

O: Available

■ DIFFERENCES AMONG PRODUCTS AND NOTES ON PRODUCT SELECTION

• Current consumption

When using the on-chip debug function, take account of the current consumption of flash erase/write. For details of current consumption, see "

ELECTRICAL CHARACTERISTICS".

• Package

6

For details of information on each package, see "■ PACKAGES AND CORRESPONDING PRODUCTS" and "■ PACKAGE DIMENSIONS".


Operating voltage


The operating voltage varies, depending on whether the on-chip debug function is used or not. For details of the operating voltage, see "■ ELECTRICAL CHARACTERISTICS".

• On-chip debug function


The on-chip debug function requires that Vcc, Vss and one serial wire be connected to an evaluation tool.

■ PIN ASSIGNMENT





8



■ PIN DESCRIPTION

Pin	no.	D:	I/O	
LQFP32*1 & QFN32*2	SH-DIP32*3	Pin name	circuit type*4	Function
		PG2		General-purpose I/O port
1	5	X1A	С	Subclock I/O oscillation pin
·	0	SNI2	Ü	Trigger input pin for the position detection function of the MPG waveform sequencer
		PG1		General-purpose I/O port
2	6	X0A	С	Subclock input oscillation pin
_		SNI1		Trigger input pin for the position detection function of the MPG waveform sequencer
3	7	Vcc		Power supply pin
4	8	С		Capacitor connection pin
		P67		General-purpose I/O port High-current pin
5	9	PPG21	D	8/16-bit PPG ch. 2 output pin
			TRG1	
		OPT5		MPG waveform sequencer output pin
		P66		General-purpose I/O port High-current pin
6	10	10 PPG20 PPG1	D	8/16-bit PPG ch. 2 output pin
				16-bit PPG ch. 1 output pin
		OPT4		MPG waveform sequencer output pin
_	44	P65		General-purpose I/O port High-current pin
7	11	PPG11	D	8/16-bit PPG ch. 1 output pin
		OPT3		MPG waveform sequencer output pin
		P64		General-purpose I/O port High-current pin
8	12	EC1	D	8/16-bit composite timer ch. 1 clock input pin
		PPG10		8/16-bit PPG ch. 1 output pin
		OPT2		MPG waveform sequencer output pin
		P63		General-purpose I/O port High-current pin
9	13	TO11	D	8/16-bit composite timer ch. 1 output pin
		PPG01		8/16-bit PPG ch. 0 output pin
		OPT1		MPG waveform sequencer output pin

Pin	no.	Pin I/O		
LQFP32*1 & QFN32*2	SH-DIP32*3	name	circuit type*4	Function
		P62		General-purpose I/O port High-current pin
10	14	TO10	D	8/16-bit composite timer ch. 1 output pin
		PPG00		8/16-bit PPG ch. 0 output pin
		OPT0		MPG waveform sequencer output pin
		P61		General-purpose I/O port
11	15	INT09	I	External interrupt input pin
''	15	SCL	'	I ² C clock I/O pin
		TI1		16-bit reload timer ch. 1 input pin
		P60		General-purpose I/O port
12	16	INT08	ı	External interrupt input pin
12	10	SDA	'	I ² C data I/O pin
		DTTI		MPG waveform sequencer input pin
		P00	T00 E	General-purpose I/O port
13	17	INT00		External interrupt input pin
		AN00		A/D converter analog input pin
		P01		General-purpose I/O port
14	18	INT01	INT01 E	External interrupt input pin
		AN01		A/D converter analog input pin
		P02		General-purpose I/O port
15	19	INT02	Е	External interrupt input pin
15	19	AN02		A/D converter analog input pin
		SCK		LIN-UART clock I/O pin
		P03		General-purpose I/O port
10	00	INT03	_	External interrupt input pin
16	20	AN03	E	A/D converter analog input pin
		SOT		LIN-UART data output pin
		P04		General-purpose I/O port
		INT04		External interrupt input pin
47	04	AN04	_	A/D converter analog input pin
17	21	SIN	F	LIN-UART data input pin
		HCLK1		External clock input pin
		EC0		8/16-bit composite timer ch. 0 clock input pin

Pin	no.		I/O		
LQFP32*1 & QFN32*2	SH-DIP32*3	Pin name	circuit type*4	Function	
		P05		General-purpose I/O port	
		INT05		External interrupt input pin	
18	22	AN05	E	A/D converter analog input pin	
		HCLK2		External clock input pin	
		TO00		8/16-bit composite timer ch. 0 output pin	
		P06		General-purpose I/O port	
19	23	INT06	Е	External interrupt input pin	
19	23	AN06	_	A/D converter analog input pin	
		TO01		8/16-bit composite timer ch. 0 output pin	
		P07		General-purpose I/O port	
20	24	INT07	E	External interrupt input pin	
		AN07		A/D converter analog input pin	
21	25	P10	G	General-purpose I/O port	
21	25	PPG10	G	8/16-bit PPG ch. 1 output pin	
22	26	P11	G	General-purpose I/O port	
22	20	PPG11	G	8/16-bit PPG ch. 1 output pin	
		P12	2	General-purpose I/O port	
23	27	27	DBG	Н	DBG input pin
		EC0		8/16-bit composite timer ch. 0 clock input pin	
24	. F	28 P13	G	General-purpose I/O port	
24	20	PPG00	u	8/16-bit PPG ch. 0 output pin	
		P14		General-purpose I/O port	
25	29	UCK0	G	UART/SIO ch. 0 clock I/O pin	
		PPG01		8/16-bit PPG ch. 0 output pin	
		P15		General-purpose I/O port	
26	30	UO0	G	UART/SIO ch. 0 data output pin	
		PPG20		8/16-bit PPG ch. 2 output pin	
		P16		General-purpose I/O port	
27	31	UI0	J	UART/SIO ch. 0 data input pin	
		PPG21		8/16-bit PPG ch. 2 output pin	
		P17		General-purpose I/O port	
28	28 32		TO1 G	16-bit reload timer ch. 1 output pin	
		SNI0		Trigger input pin for the position detection function of the MPG waveform sequencer	
		PF2		General-purpose I/O port	
29	1	RST	Α	Reset pin Dedicated reset pin in MB95F332H/F333H/F334H	


(Continued)


Pin	Pin no.		I/O	
LQFP32*1 & QFN32*2	SH-DIP32*3	Pin name	circuit type*4	Function
30	2	PF0	В	General-purpose I/O port
30	۷	X0		Main clock input oscillation pin
21	3	PF1	В	General-purpose I/O port
31	3	X1	Ь	Main clock I/O oscillation pin
32	4	Vss	_	Power supply pin (GND)


*1: Package code: FPT-32P-M30 *2: Package code: LCC-32P-M19 *3: Package code: DIP-32P-M06

*4: For the I/O circuit types, see "■ I/O CIRCUIT TYPE".

■ I/O CIRCUIT TYPE







■ NOTES ON DEVICE HANDLING

• Preventing latch-ups

When using the device, ensure that the voltage applied does not exceed the maximum voltage rating. In a CMOS IC, if a voltage higher than V_{CC} or a voltage lower than V_{SS} is applied to an input/output pin that is neither a medium-withstand voltage pin nor a high-withstand voltage pin, or if a voltage out of the rating range of power supply voltage mentioned in "1. Absolute Maximum Ratings" of "

ELECTRICAL CHARACTERISTICS" is applied to the V_{CC} pin or the V_{SS} pin, a latch-up may occur.

When a latch-up occurs, power supply current increases significantly, which may cause a component to be thermally destroyed.

Stabilizing supply voltage

Supply voltage must be stabilized.

A malfunction may occur when power supply voltage fluctuates rapidly even though the fluctuation is within the guaranteed operating range of the Vcc power supply voltage.

As a rule of voltage stabilization, suppress voltage fluctuation so that the fluctuation in Vcc ripple (p-p value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the standard Vcc value, and the transient fluctuation rate does not exceed 0.1 V/ms at a momentary fluctuation such as switching the power supply.

Notes on using the external clock

When an external clock is used, oscillation stabilization wait time is required for power-on reset, wake-up from subclock mode or stop mode.

■ PIN CONNECTION

• Treatment of unused pins

If an unused input pin is left unconnected, a component may be permanently damaged due to malfunctions or latch-ups. Always pull up or pull down an unused input pin through a resistor of at least 2 k Ω . Set an unused input/output pin to the output state and leave it unconnected, or set it to the input state and treat it the same as an unused input pin. If there is an unused output pin, leave it unconnected.

Power supply pins

To reduce unnecessary electro-magnetic emission, prevent malfunctions of strobe signals due to an increase in the ground level, and conform to the total output current standard, always connect the $V_{\rm CC}$ pin and the $V_{\rm SS}$ pin to the power supply and ground outside the device. In addition, connect the current supply source to the $V_{\rm CC}$ pin and the $V_{\rm SS}$ pin with low impedance.

It is also advisable to connect a ceramic capacitor of approximately 0.1 μ F as a bypass capacitor between the V_{CC} pin and the V_{SS} pin at a location close to this device.

• DBG pin

Connect the DBG pin directly to an external pull-up resistor.

To prevent the device from unintentionally entering the debug mode due to noise, minimize the distance between the DBG pin and the Vcc or Vss pin when designing the layout of the printed circuit board. The DBG pin should not stay at "L" level after power-on until the reset output is released.

• RST pin


Connect the RST pin directly to an external pull-up resistor.

To prevent the device from unintentionally entering the reset mode due to noise, minimize the distance between the \overline{RST} pin and the Vcc or Vss pin when designing the layout of the printed circuit board.


The RST/PF2 pin functions as the reset input/output pin after power-on. In addition, the reset output of the RST/PF2 pin can be enabled by the RSTOE bit of the SYSC register, and the reset input function and the general purpose I/O function can be selected by the RSTEN bit of the SYSC register.

• C pin

Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The bypass capacitor for the V_{CC} pin must have a capacitance larger than C_S . For the connection to a smoothing capacitor C_S , see the diagram below. To prevent the device from unintentionally entering a mode to which the device is not set to transit due to noise, minimize the distance between the C pin and C_S and the distance between C_S and the C_S pin when designing the layout of a printed circuit board.



■ BLOCK DIAGRAM



■ CPU CORE

• Memory Space

The memory space of the MB95330H Series is 64 Kbyte in size, and consists of an I/O area, a data area, and a program area. The memory space includes areas intended for specific purposes such as general-purpose registers and a vector table. The memory maps of the MB95330H Series are shown below.

• Memory Maps

	MB95F332H/F332K		MB95F333H/F333K		MB95F334H/F334K
0000н 0080н	I/O	0000н 0080н	I/O	0000н 0080н	I/O
0090н 0100н 0180н	Access prohibited RAM 240 bytes Register	0090н 0100н	Access prohibited RAM 496 bytes Register	0090н 0100н	Access prohibited RAM 1008 bytes Register
	Access prohibited	0200н 0280н -		0200н 0480н	
0F80н		0F80н -	Access prohibited	0F80н -	Access prohibited
1000н	Extended I/O	1000н -	Extended I/O	1000н	Extended I/O
В000н	Access prohibited	В000н -	Access prohibited	В000н	Access prohibited
С000н	Flash 4 Kbyte	С000н -	Flash 4 Kbyte Access prohibited		
	Access prohibited	Е000н -			Flash 20 Kbyte
F000H FFFFH	Flash 4 Kbyte	FFFF _H	Flash 8 Kbyte	FFFF _H	

■ I/O MAP

Address	Register abbreviation	Register name	R/W	Initial value
0000н	PDR0	Port 0 data register	R/W	0000000в
0001н	DDR0	Port 0 direction register	R/W	0000000в
0002н	PDR1	Port 1 data register	R/W	0000000в
0003н	DDR1	Port 1 direction register	R/W	0000000в
0004н	_	(Disabled)	_	_
0005н	WATR	Oscillation stabilization wait time setting register	R/W	111111111
0006н		(Disabled)	_	_
0007н	SYCC	System clock control register	R/W	0000Х011в
0008н	STBC	Standby control register	R/W	00000XXXB
0009н	RSRR	Reset source register	R/W	XXXXXXXX
000Ан	TBTC	Time-base timer control register	R/W	0000000в
000Вн	WPCR	Watch prescaler control register	R/W	0000000в
000Сн	WDTC	Watchdog timer control register	R/W	00ХХ0000в
000Дн	SYCC2	System clock control register 2	R/W	ХХ100011в
000Ен to 0015н	_	(Disabled)	_	_
0016н	PDR6	Port 6 data register	R/W	0000000В
0017н	DDR6	Port 6 direction register	R/W	0000000в
0018н to 0027н	_	(Disabled)	_	_
0028н	PDRF	Port F data register	R/W	0000000в
0029н	DDRF	Port F direction register	R/W	0000000в
002Ан	PDRG	Port G data register	R/W	0000000в
002Вн	DDRG	Port G direction register	R/W	0000000в
002Сн	PUL0	Port 0 pull-up register	R/W	0000000в
002Dн	PUL1	Port 1 pull-up register	R/W	0000000в
002Ен to 0034н	_	(Disabled)	_	_
0035н	PULG	Port G pull-up register	R/W	0000000В
0036н	T01CR1	8/16-bit composite timer 01 status control register 1 ch. 0	R/W	0000000В
0037н	T00CR1	8/16-bit composite timer 00 status control register 1 ch. 0	R/W	0000000В
0038н	T11CR1	8/16-bit composite timer 11 status control register 1 ch. 1	R/W	0000000В
0039н	T10CR1	8/16-bit composite timer 10 status control register 1 ch. 1	R/W	0000000В
003Ан	PC01	8/16-bit PPG timer 01 control register ch. 0	R/W	00000000в
003Вн	PC00	8/16-bit PPG timer 00 control register ch. 0	R/W	0000000В
003Сн	PC11	8/16-bit PPG timer 11 control register ch. 1	R/W	00000000в
003Dн	PC10	8/16-bit PPG timer 10 control register ch. 1	R/W	00000000в
003Ен	PC21	8/16-bit PPG timer 21 control register ch. 2	R/W	00000000в
003Fн	PC20	8/16-bit PPG timer 20 control register ch. 2	R/W	0000000В



Address	Register abbreviation	Register name	R/W	Initial value
0040н	TMCSRH1	16-bit reload timer control status register upper ch. 1	R/W	0000000В
0041н	TMCSRL1	16-bit reload timer control status register lower ch. 1	R/W	0000000В
0042н, 0043н	_	(Disabled)	_	_
0044н	PCNTH1	16-bit PPG status control register upper ch. 1	R/W	0000000В
0045н	PCNTL1	16-bit PPG status control register lower ch. 1	R/W	0000000В
0046н, 0047н	_	(Disabled)	_	
0048н	EIC00	External interrupt circuit control register ch. 0/ch. 1	R/W	0000000В
0049н	EIC10	External interrupt circuit control register ch. 2/ch. 3	R/W	0000000В
004Ан	EIC20	External interrupt circuit control register ch. 4/ch. 5	R/W	0000000В
004Вн	EIC30	External interrupt circuit control register ch. 6/ch. 7	R/W	0000000В
004Сн	EIC01	External interrupt circuit control register ch. 8/ch. 9	R/W	0000000В
004Dн to 004Fн	_	(Disabled)	_	_
0050н	SCR	LIN-UART serial control register	R/W	0000000В
0051н	SMR	LIN-UART serial mode register	R/W	0000000В
0052н	SSR	LIN-UART serial status register	R/W	00001000в
0053н	RDR/TDR	LIN-UART receive/transmit data register	R/W	0000000В
0054н	ESCR	LIN-UART extended status control register	R/W	00000100в
0055н	ECCR	LIN-UART extended communication control register	R/W	000000XXB
0056н	SMC10	UART/SIO serial mode control register 1 ch. 0	R/W	0000000В
0057н	SMC20	UART/SIO serial mode control register 2 ch. 0	R/W	00100000в
0058н	SSR0	UART/SIO serial status and data register ch. 0	R/W	0000001в
0059н	TDR0	UART/SIO serial output data register ch. 0	R/W	0000000В
005Ан	RDR0	UART/SIO serial input data register ch. 0	R	0000000В
005Вн to 005Fн	_	(Disabled)	_	_
0060н	IBCR00	I ² C bus control register 0	R/W	0000000В
0061н	IBCR10	I ² C bus control register 1	R/W	0000000в
0062н	IBSR0	I ² C bus status register	R/W	0000000в
0063н	IDDR0	I ² C data register	R/W	0000000В
0064н	IAAR0	I ² C address register	R/W	0000000В
0065н	ICCR0	I ² C clock control register	R/W	0000000В
0066н	OPCUR	16-bit MPG output control register (upper)	R/W	0000000В
0067н	OPCLR	16-bit MPG output control register (lower)	R/W	0000000В
0068н	IPCUR	16-bit MPG input control register (upper)	R/W	0000000В
0069н	IPCLR	16-bit MPG input control register (lower)	R/W	0000000В

22

Address	Register abbreviation	Register name	R/W	Initial value
006Ан	NCCR	16-bit MPG noise cancellation control register	R/W	0000000В
006Вн	TCSR	16-bit MPG timer control status register	R/W	0000000в
006Сн	ADC1	8/10-bit A/D converter control register 1	R/W	0000000В
006Dн	ADC2	8/10-bit A/D converter control register 2	R/W	0000000В
006Ен	ADDH	8/10-bit A/D converter data register (upper)	R/W	0000000В
006Fн	ADDL	8/10-bit A/D converter data register (lower)	R/W	0000000В
0070н	_	(Disabled)	_	_
0071н	FSR2	Flash memory status register 2	R/W	0000000В
0072н	FSR	Flash memory status register	R/W	000Х0000в
0073н	SWRE0	Flash memory sector write control register 0	R/W	0000000В
0074н	FSR3	Flash memory status register 3	R	0000XXXXB
0075н	_	(Disabled)	_	_
0076н	WREN	Wild register address compare enable register	R/W	0000000В
0077н	WROR	Wild register data test setting register	R/W	0000000В
0078н	_	Mirror of register bank pointer (RP) and mirror of direct bank pointer (DP)	_	_
0079н	ILR0	Interrupt level setting register 0	R/W	111111111
007Ан	ILR1	Interrupt level setting register 1	R/W	111111111
007Вн	ILR2	Interrupt level setting register 2	R/W	111111111
007Сн	ILR3	Interrupt level setting register 3	R/W	111111111
007Dн	ILR4	Interrupt level setting register 4	R/W	111111111
007Ен	ILR5	Interrupt level setting register 5	R/W	111111111
007Fн	_	(Disabled)	_	_
0F80н	WRARH0	Wild register address setting register (upper) ch. 0	R/W	0000000В
0F81н	WRARL0	Wild register address setting register (lower) ch. 0	R/W	0000000В
0F82н	WRDR0	Wild register data setting register ch. 0	R/W	0000000В
0F83н	WRARH1	Wild register address setting register (upper) ch. 1	R/W	0000000В
0F84н	WRARL1	Wild register address setting register (lower) ch. 1	R/W	0000000В
0F85н	WRDR1	Wild register data setting register ch. 1	R/W	0000000В
0F86н	WRARH2	Wild register address setting register (upper) ch. 2	R/W	0000000В
0F87н	WRARL2	Wild register address setting register (lower) ch. 2	R/W	0000000В
0F88н	WRDR2	Wild register data setting register ch. 2	R/W	0000000В
0F89н to 0F91н	_	(Disabled)	_	_

Address	Register abbreviation	Register name	R/W	Initial value
0F92н	T01CR0	8/16-bit composite timer 01 status control register 0 ch. 0	R/W	0000000В
0F93н	T00CR0	8/16-bit composite timer 00 status control register 0 ch. 0	R/W	0000000в
0F94н	T01DR	8/16-bit composite timer 01 data register ch. 0	R/W	0000000в
0F95н	T00DR	8/16-bit composite timer 00 data register ch. 0	R/W	0000000в
0F96н	TMCR0	8/16-bit composite timer 00/01 timer mode control register ch. 0	R/W	0000000в
0F97н	T11CR0	8/16-bit composite timer 11 status control register 0 ch. 1	R/W	00000000в
0F98н	T10CR0	8/16-bit composite timer 10 status control register 0 ch. 1	R/W	0000000в
0F99н	T11DR	8/16-bit composite timer 11 data register ch. 1	R/W	0000000в
0F9Ан	T10DR	8/16-bit composite timer 10 data register ch. 1	R/W	0000000в
0F9Вн	TMCR1	8/16-bit composite timer 10/11 timer mode control register ch. 1	R/W	0000000в
0F9Cн	PPS01	8/16-bit PPG01 cycle setting buffer register ch. 0	R/W	111111111в
0F9Dн	PPS00	8/16-bit PPG00 cycle setting buffer register ch. 0	R/W	111111111В
0F9Ен	PDS01	8/16-bit PPG01 duty setting buffer register ch. 0	R/W	111111111В
0F9Fн	PDS00	8/16-bit PPG00 duty setting buffer register ch. 0	R/W	111111111
0FA0⊦	PPS11	8/16-bit PPG11 cycle setting buffer register ch. 1	R/W	111111111
0FA1 н	PPS10	8/16-bit PPG10 cycle setting buffer register ch. 1	R/W	111111111В
0FA2н	PDS11	8/16-bit PPG11 duty setting buffer register ch. 1	R/W	111111111В
0FА3н	PDS10	8/16-bit PPG10 duty setting buffer register ch. 1	R/W	111111111В
0FA4н	PPGS	8/16-bit PPG startup register	R/W	0000000в
0FA5н	REVC	8/16-bit PPG output reverse register	R/W	0000000В
0FА6н	PPS21	8/16-bit PPG21 cycle setting buffer register ch. 2	R/W	111111111в
0FA7 н	PPS20	8/16-bit PPG20 cycle setting buffer register ch. 2	R/W	111111111в
0FA8н	TMRH1	16-bit timer register (upper) ch. 1	R/W	0000000в
ОГАОН	TMRLRH1	16-bit reload register (upper) ch. 1	- H/VV	UUUUUUUUB
0FА9н	TMRL1	16-bit timer register (lower) ch. 1	R/W	0000000в
ОГАЭН	TMRLRL1	16-bit reload register (lower) ch. 1	- n/ vv	00000000В
0FAАн	PDS21	8/16-bit PPG21 duty setting buffer register ch. 2	R/W	111111111в
0FAВн	PDS20	8/16-bit PPG20 duty setting buffer register ch. 2	R/W	111111111в
0FACн to	_	(Disabled)	_	_
0FAFн				
0FB0н	PDCRH1	16-bit PPG down counter register (upper) ch. 1	R	0000000в
0FB1н	PDCRL1	16-bit PPG down counter register (lower) ch. 1	R	0000000В
0FB2н	PCSRH1	16-bit PPG cycle setting buffer register (upper) ch. 1	R/W	111111111В
0FB3н	PCSRL1	16-bit PPG cycle setting buffer register (lower) ch. 1	R/W	111111111В
0FB4н	PDUTH1	16-bit PPG duty setting buffer register (upper) ch. 1	R/W	111111111В
0FB5н	PDUTL1	16-bit PPG duty setting buffer register (lower) ch. 1	R/W	(Continued)

Address	Register abbreviation	Register name	R/W	Initial value
0FB6н to 0FBBн	_	(Disabled)	_	_
0FBСн	BGR1	LIN-UART baud rate generator register 1	R/W	0000000в
0FBDн	BGR0	LIN-UART baud rate generator register 0	R/W	0000000в
0FВЕн	PSSR0	UART/SIO dedicated baud rate generator prescaler select register ch. 0	R/W	00000000в
0FBFн	BRSR0	UART/SIO dedicated baud rate generator baud rate setting register ch. 0	R/W	00000000в
0FC0н to 0FC2н	_	(Disabled)		_
0FС3н	AIDRL	A/D input disable register (lower)	R/W	0000000В
0FС4н	OPDBRH0	16-bit MPG output data buffer register (upper) ch. 0	R/W	0000000В
0FC5н	OPDBRL0	16-bit MPG output data buffer register (lower) ch. 0	R/W	0000000В
0FC6н	OPDBRH1	16-bit MPG output data buffer register (upper) ch. 1	R/W	0000000В
0FC7 _н	OPDBRL1	16-bit MPG output data buffer register (lower) ch. 1	R/W	0000000в
0FC8н	OPDBRH2	16-bit MPG output data buffer register (upper) ch. 2	R/W	0000000В
0FС9н	OPDBRL2	16-bit MPG output data buffer register (lower) ch. 2	R/W	0000000в
0ГСАн	OPDBRH3	16-bit MPG output data buffer register (upper) ch. 3	R/W	0000000в
0ГСВн	OPDBRL3	16-bit MPG output data buffer register (lower) ch. 3	R/W	0000000в
0ГССн	OPDBRH4	16-bit MPG output data buffer register (upper) ch. 4	R/W	0000000в
0FCDн	OPDBRL4	16-bit MPG output data buffer register (lower) ch. 4	R/W	0000000В
0ГСЕн	OPDBRH5	16-bit MPG output data buffer register (upper) ch. 5	R/W	0000000В
0ГСГн	OPDBRL5	16-bit MPG output data buffer register (lower) ch. 5	R/W	0000000В
0FD0н	OPDBRH6	16-bit MPG output data buffer register (upper) ch. 6	R/W	0000000В
0FD1н	OPDBRL6	16-bit MPG output data buffer register (lower) ch. 6	R/W	0000000В
0FD2н	OPDBRH7	16-bit MPG output data buffer register (upper) ch. 7	R/W	0000000В
0FD3н	OPDBRL7	16-bit MPG output data buffer register (lower) ch. 7	R/W	0000000в
0FD4н	OPDBRH8	16-bit MPG output data buffer register (upper) ch. 8	R/W	0000000в
0FD5н	OPDBRL8	16-bit MPG output data buffer register (lower) ch. 8	R/W	0000000в
0FD6н	OPDBRH9	16-bit MPG output data buffer register (upper) ch. 9	R/W	0000000в
0FD7н	OPDBRL9	16-bit MPG output data buffer register (lower) ch. 9	R/W	0000000в
0FD8н	OPDBRHA	16-bit MPG output data buffer register (upper) ch. A	R/W	0000000в
0FD9н	OPDBRLA	16-bit MPG output data buffer register (lower) ch. A	R/W	0000000в
0FDAн	OPDBRHB	16-bit MPG output data buffer register (upper) ch. B	R/W	0000000в
0FDBн	OPDBRLB	16-bit MPG output data buffer register (lower) ch. B	R/W	0000000в
0FDC _н	OPDUR	16-bit MPG output data register (upper)	R	0000XXXXв
0FDD _н	OPDLR	16-bit MPG output data register (lower)	R	XXXXXXXX
0FDEн	CPCUR	16-bit MPG compare clear register (upper)	R/W	XXXXXXXX
0FDF _н	CPCLR	16-bit MPG compare clear register (lower)	R/W	XXXXXXXX



(Continued)

Address	Register abbreviation	Register name	R/W	Initial value
0FE0н, 0FE1н	_	(Disabled)	_	_
0FE2н	TMBUR	16-bit MPG timer buffer register (upper)	R	XXXXXXXXB
0FE3н	TMBLR	16-bit MPG timer buffer register (lower)	R	XXXXXXX
0FE4н	CRTH	Main CR clock trimming register (upper)	R/W	0XXXXXXXB
0FE5н	CRTL	Main CR clock trimming register (lower)	R/W	00XXXXXXB
0FE6н, 0FE7н	_	(Disabled)	_	_
0FE8н	SYSC	System configuration register	R/W	11000011в
0FE9н	CMCR	Clock monitoring control register	R/W	0000000в
0FEAн	CMDR	Clock monitoring data register	R	0000000в
0FEBн	WDTH	Watchdog timer selection ID register (upper)	R	XXXXXXX
0FECн	WDTL	Watchdog timer selection ID register (lower)	R	XXXXXXX
0FEDн	_	(Disabled)	_	_
0FEEн	ILSR	Input level select register	R/W	0000000в
0FEFн	WICR	Interrupt pin control register	R/W	01000000в
0FF0н to 0FFFн	_	(Disabled)	_	_

• R/W access symbols

R/W : Readable / Writable

R : Read only W : Write only

• Initial value symbols

0 : The initial value of this bit is "0".1 : The initial value of this bit is "1".

X : The initial value of this bit is indeterminate.

Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an indeterminate value is returned.

■ INTERRUPT SOURCE TABLE

		Vector tab	le address		Priority order of
Interrupt source	Interrupt request number	Upper	Lower	Bit name of interrupt level setting register	interrupt sources of the same level (occurring simultaneously)
External interrupt ch. 0, ch. 4	IRQ00	FFFA⊦	FFFB⊦	L00 [1:0]	High
External interrupt ch. 1, ch. 5	IRQ01	FFF8⊦	FFF9 _H	L01 [1:0]	i ligit ▲
External interrupt ch. 2, ch. 6	IRQ02	FFF6⊦	FFF7 _H	L02 [1:0]	Ī
External interrupt ch. 3, ch. 7	IRQ03	FFF4 _H	FFF5 _H	L03 [1:0]	
UART/SIO ch. 0, MPG (DTTI)	IRQ04	FFF2⊦	FFF3 _H	L04 [1:0]	
8/16-bit composite timer ch. 0 (lower)	IRQ05	FFF0 _H	FFF1 _H	L05 [1:0]	
8/16-bit composite timer ch. 0 (upper)	IRQ06	FFEEH	FFEFH	L06 [1:0]	
LIN-UART (reception)	IRQ07	FFECH	FFEDH	L07 [1:0]	
LIN-UART (transmission)	IRQ08	FFEA⊦	FFEB _H	L08 [1:0]	
8/16-bit PPG ch. 1 (lower)	IRQ09	FFE8 _H	FFE9 _H	L09 [1:0]	
8/16-bit PPG ch. 1 (upper)	IRQ10	FFE6⊦	FFE7 _H	L10 [1:0]	
8/16-bit PPG ch. 2 (upper)	IRQ11	FFE4 _H	FFE5⊦	L11 [1:0]	
8/16-bit PPG ch. 0 (upper)	IRQ12	FFE2 _H	FFE3 _H	L12 [1:0]	
8/16-bit PPG ch. 0 (lower)	IRQ13	FFE0 _H	FFE1 _H	L13 [1:0]	
8/16-bit composite timer ch. 1 (upper)	IRQ14	FFDE _H	FFDF _H	L14 [1:0]	
8/16-bit PPG ch. 2 (lower)	IRQ15	FFDC _H	FFDD⊦	L15 [1:0]	
16-bit reload timer ch. 1, MPG (write timing/compare clear), I ² C	IRQ16	FFDA _H	FFDB⊦	L16 [1:0]	
16-bit PPG timer ch. 1, MPG (position detection/compare match)	IRQ17	FFD8 _H	FFD9 _H	L17 [1:0]	
8/10-bit A/D converter	IRQ18	FFD6⊦	FFD7 _H	L18 [1:0]	
Time-base timer	IRQ19	FFD4 _H	FFD5⊦	L19 [1:0]	
Watch prescaler	IRQ20	FFD2 _H	FFD3 _H	L20 [1:0]	
External interrupt ch. 8, ch. 9	IRQ21	FFD0 _H	FFD1 _H	L21 [1:0]	
8/16-bit composite timer ch. 1 (lower)	IRQ22	FFCEH	FFCF _H	L22 [1:0]	V
Flash memory	IRQ23	FFCCH	FFCDH	L23 [1:0]	Low


■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

Parameter	Cumbal	Rat	ing	Unit	Remarks	
Parameter	Symbol	Min	Max	Unit		
Power supply voltage*1	Vcc	Vss - 0.3	Vss + 6	V		
Input voltage*1	Vı	Vss - 0.3	Vss + 6	V	*2	
Output voltage*1	Vo	Vss - 0.3	Vss + 6	V	*2	
Maximum clamp current	CLAMP	-2	+2	mA	Applicable to specific pins*3	
Total maximum clamp current	Σ l $ $ CLAMP $ $	_	20	mA	Applicable to specific pins ⁻³	
"L" level maximum	lo _{L1}		15	- mA	Other than P62 to P67	
output current	lol2	_	15	IIIA	P62 to P67	
"L" level average current	lolav1	_	4	- mA	Other than P62 to P67 Average output current = operating current × operating ratio (1 pin)	
L level average current	lolav2	_	12	- IIIA	P62 to P67 Average output current = operating current × operating ratio (1 pin)	
"L" level total maximum output current	Σ loL	_	100	mA		
"L" level total average output current	Σ lolav	_	50	mA	Total average output current = operating current × operating ratio (Total number of pins)	
"H" level maximum	І он1	_	-15	m A	Other than P62 to P67	
output current	І ОН2	_	-15	- mA	P62 to P67	
"H" level average	Iohav1	_	-4	A	Other than P62 to P67 Average output current = operating current × operating ratio (1 pin)	
current	Iонаv2	_	-8	- mA	P62 to P67 Average output current = operating current × operating ratio (1 pin)	
"H" level total maximum output current	Σ loн	_	-100	mA		
"H" level total average output current	ΣΙοнαν	_	-50	mA	Total average output current = operating current × operating ratio (Total number of pins)	
Power consumption	Pd	_	320	mW		
Operating temperature	TA	-40	+85	°C		
Storage temperature	Tstg	-55	+150	°C		

(Continued)

- *1: The parameter is based on Vss = 0.0 V.
- *2: V_I and V_O must not exceed V_{CC} + 0.3 V. V_I must not exceed the rated voltage. However, if the maximum current to/from an input is limited by means of an external component, the I_{CLAMP} rating is used instead of the V_I rating.
- *3: Applicable to the following pins: P00 to P07, P10, P11, P13 to P17, P62 to P67, PF0, PF1, PG1 and PG2
 - Use under recommended operating conditions.
 - Use with DC voltage (current).
 - The HV (High Voltage) signal is an input signal exceeding the Vcc voltage. Always connect a limiting resistor between the HV (High Voltage) signal and the microcontroller before applying the HV (High Voltage) signal.
 - The value of the limiting resistor should be set to a value at which the current to be input to the microcontroller pin when the HV (High Voltage) signal is input is below the standard value, irrespective of whether the current is transient current or stationary current.
 - When the microcontroller drive current is low, such as in low power consumption modes, the HV (High Voltage) input potential may pass through the protective diode to increase the potential of the Vcc pin, affecting other devices.
 - If the HV (High Voltage) signal is input when the microcontroller power supply is off (not fixed at 0 V), since power is supplied from the pins, incomplete operations may be executed.
 - If the HV (High Voltage) input is input after power-on, since power is supplied from the pins, the voltage of power supply may not be sufficient to enable a power-on reset.
 - Do not leave the HV (High Voltage) input pin unconnected.
 - · Example of a recommended circuit



WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.


2. Recommended Operating Conditions

(Vss = 0.0 V)

Parameter	Symbol	Val	ue	Unit	Pom	narks		
Parameter	Syllibol	Min	Max	Oilit	neili	iaiks		
		2.4*1*2	5.5*1		In normal operation	Other than on-chip debug		
Power supply	Vcc	2.3	5.5	V	Hold condition in stop mode	mode		
voltage		2.9	5.5] '	In normal operation	On-chip debug mode		
		2.3	5.5		Hold condition in stop mode	On-only debug mode		
Smoothing capacitor	Cs	0.022	1	μF	*3			
Operating	TA	-40	+85	°C	Other than on-chip debug mode			
temperature	IA	+5	+35		On-chip debug mode			

^{*1:} The value varies depending on the operating frequency, the machine clock and the analog guaranteed range.

^{*3:} Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The bypass capacitor for the Vcc pin must have a capacitance larger than Cs. For the connection to a smoothing capacitor Cs, see the diagram below. To prevent the device from unintentionally entering an unknown mode due to noise, minimize the distance between the C pin and Cs and the distance between Cs and the Vss pin when designing the layout of a printed circuit board.



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

^{*2:} This value becomes 2.88 V when the low-voltage detection reset is used.

3. DC Characteristics

(Vcc = 5.0 V \pm 10%, Vss = 0.0 V, Ta = -40° C to $+85^{\circ}$ C)

				,	Value) ;		Remarks	
Parameter	Symbol	Pin name	Condition	Min	Тур	Max	Unit		
	Vіні	P04, P16, P60, P61	*1	0.7 Vcc	_	Vcc + 0.3	V	When CMOS input level (hysteresis input) is selected	
"H" level input voltage	Vihs	P00 to P07, P10 to P17, P60 to P67, PF0, PF1, PG1, PG2	*1	0.8 Vcc	_	Vcc + 0.3	V	Hysteresis input	
	V _{ІНМ}	PF2	_	0.7 Vcc	_	Vcc + 0.3	V	Hysteresis input	
	VıL	P04, P16, P60, P61	*1	Vss - 0.3	_	0.3 Vcc	٧	When CMOS input level (hysteresis input) is selected	
"L" level input voltage	VILS	P00 to P07, P10 to P17, P60 to P67, PF0, PF1, PG1, PG2	*1	Vss - 0.3	_	0.2 Vcc	V	Hysteresis input	
	VILM	PF2	_	Vss - 0.3	_	0.3 Vcc	V	Hysteresis input	
Open-drain output application voltage	V D	P12, P60, P61, PF2	_	Vss - 0.3	_	Vss + 5.5	V		
"H" level output voltage	Vон1	Output pins other than P12, P60 to P67, PF2	Iон = −4 mA	Vcc – 0.5	_	_	V		
	V _{OH2}	P62 to P67	Iон = -8 mA	Vcc - 0.5	_	_	V		
"L" level	V _{OL1}	Output pins other than P62 to P67	IoL = 4 mA	_	_	0.4	٧		
voltage	V _{OL2}	P62 to P67	IoL = 12 mA	_	_	0.4	V		
Input leak current (Hi-Z output leak current)	lu	All input pins	0.0 V < V _I < V _{CC}	-5	_	+5	μA	When pull-up resistance is disabled	
Pull-up resistance	Rpull	P00 to P07, P10, P11, P13 to P17, PG1, PG2	V1 = 0 V	25	50	100	kΩ	When pull-up resistance is enabled	
Input capacitance	Cin	Other than Vcc and Vss	f = 1 MHz	_	5	15	pF		

(Vcc = 5.0 V±10%, Vss = 0.0 V, Ta = -40° C to $+85^{\circ}$ C)

Davamatav	Coursels of	Din nama	Condition		Value		Unit	Demonts
Parameter	Symbol	Pin name	Condition	Min	Тур	Max	Unit	Remarks
			Vcc = 5.5 V Fch = 32 MHz	I	13	17	mA	Flash memory product (except writing and erasing)
	lcc		FMP = 16 MHz Main clock mode (divided by 2)	l	20.5	26.5	mA	Flash memory product (at writing and erasing)
				_	15	21	mA	At A/D conversion
Power	Iccs		Vcc = 5.5 V FcH = 32 MHz FMP = 16 MHz Main sleep mode (divided by 2)	_	5.5	9	mA	
	IccL	Vcc (External clock operation)	$V_{CC} = 5.5 \text{ V}$ $F_{CL} = 32 \text{ kHz}$ $F_{MPL} = 16 \text{ kHz}$ Subclock mode (divided by 2) $T_A = +25^{\circ}C$		65	153	μΑ	
supply current*2	Iccis		Vcc = 5.5 V FcL = 32 kHz FMPL = 16 kHz Subsleep mode (divided by 2) TA = +25°C	_	10	84	μА	
	Ісст		Vcc = 5.5 V FcL = 32 kHz Watch mode Main stop mode TA = +25°C	_	5	30	μΑ	
	Іссмск	Voc	Vcc = 5.5 V Fcrh = 12.5 MHz Fmp = 12.5 MHz Main CR clock mode	_	10	13.2	mA	
	Iccscr	Vcc	Vcc = 5.5 V Sub-CR clock mode (divided by 2) T _A = +25°C	_	110	410	μА	

(Continued)

 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, TA = -40^{\circ}C to +85^{\circ}C)$

Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks
Farailletei	Syllibol	Pili lialile	Condition	Min	Тур	Max	Oilit	nemarks
	Ісств	Vcc (External clock operation)	Vcc = 5.5 V Fch = 32 MHz Time-base timer mode TA = +25°C		1.1	3	mA	
	Іссн	operation)	$V_{CC} = 5.5 \text{ V}$ Substop mode $T_A = +25^{\circ}\text{C}$		3.5	22.5	μA	
Power supply current*2	ILVD		Current consumption for low-voltage detection circuit only		37	54	μΑ	
	Іспн	Vcc	Current consumption for the main CR oscillator		0.5	0.6	mA	
	Icrl		Current consumption for the sub-CR oscillator oscillating at 100 kHz	_	20	72	μΑ	

^{*1:} The input levels of P04, P16, P60 and P61 can be switched between "CMOS input level" and "hysteresis input level". The input level selection register (ILSR) is used to switch between the two input levels.

- See "4. AC Characteristics: (1) Clock Timing" for Fch and Fcl.
- See "4. AC Characteristics: (2) Source Clock/Machine Clock" for FMP and FMPL.

^{*2: •} The power supply current is determined by the external clock. When the low-voltage detection option is selected, the power-supply current will be the sum of adding the current consumption of the low-voltage detection circuit (ILVD) to one of the value from Icc to Icch. In addition, when both the low-voltage detection option and the CR oscillator are selected, the power supply current will be the sum of adding up the current consumption of the low-voltage detection circuit, the current consumption of the CR oscillators (ICRH, ICRL) and a specified value. In on-chip debug mode, the CR oscillator (ICRH) and the low-voltage detection circuit are always enabled, and current consumption therefore increases accordingly.


4. AC Characteristics

(1) Clock Timing

 $(Vcc = 2.4 \text{ V to } 5.5 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$


Downston	Ols al	Din	O		Value		11	Remarks				
Parameter	Symbol	Pin name	Condition	Min	Тур	Max	Unit					
		X0, X1	_	1		16.25	MHz	When the main oscillation circuit is used				
	F cн	X0	X1: open	1	_	12	MHz					
	I CH	X0, X1	*	1	1	32.5	MHz	When the main external				
		HCLK1, HCLK2	_	1		32.5	MHz	clock is used				
				12.25	12.5	12.75	MHz	M/h a a th a marin OD ala ala				
				9.8	10	10.2	MHz	When the main CR clock is used				
		_	_	7.84	8	8.16	MHz	$T_A = -10^{\circ}\text{C to } +85^{\circ}\text{C}$				
Clock	Fcrh			0.98	1	1.02	MHz	17 - 10 0 10 100 0				
frequency	FCRH			12.1875	12.5	12.8125	MHz					
				9.75	10	10.25	MHz	When the main CR clock				
		_	_	7.8	8	8.2	MHz	is used T _A = -40°C to -10°C				
				0.975	1	1.025	MHz	1 A = -40 C 10 - 10 C				
	FcL	V04 V44		_	32.768	_	kHz	When the sub-oscillation circuit is used				
		X0A, X1A	_	_	32.768	_	kHz	When the sub-external clock is used				
	FCRL	_	_	50	100	200	kHz	When the sub-CR clock is used				
	thcyL	X0, X1	_	61.5	_	1000	ns	When the main oscillation circuit is used				
		X0	X1: open	83.4		1000	ns					
Clock cycle		X0, X1	*	30.8	_	1000	ns	When the external clock				
time		HCLK1, HCLK2	_	30.8		1000	ns	is used				
	t LCYL	X0A, X1A	_		30.5		μs	When the subclock is used				
		X0	X1: open	33.4	_	_	ns					
	tw _{H1}	X0, X1	*	12.4	_	_	ns	When the external clock				
Input clock pulse width	tw∟1	twL1	twL1	t WL1	twL1	HCLK1, HCLK2	_	12.4	_	_	ns	is used, the duty ratio should range between
	twH2 twL2	X0A	_	_	15.2	_	μs	40% and 60%.				
lan Labada Zan		X0	X1: open	_	_	5	ns					
Input clock rise time and fall time	t cr	X0, X1	*	_	_	5	ns	When the external clock				
	t cf	HCLK1, HCLK2	_	_	_	5	ns	is used				
CR oscillation	t crhwk	_	_	_	_	80	μs	When the main CR clock is used				
start time	t CRLWK	_	_	_	_	10	μs	When the sub-CR clock is used				


^{*:} The external clock signal is input to X0 and the inverted external clock signal to X1.





• Figure of main clock input port external connection


When a crystal oscillator or a ceramic oscillator is used When the external clock is used When the external clock a ceramic oscillator is used (X1 is open) is used is used













• Figure of subclock input port external connection

When a crystal oscillator or a ceramic oscillator is used



When the external clock is used




(2) Source Clock/Machine Clock


 $(Vcc = 5.0 V\pm 10\%, Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$

Parameter	Symbol	Pin	Value		Unit	Remarks		
raiailletei	Syllibol	name	Min	Тур	Max	Oilit	Hemarks	
			61.5	_	2000	ns	When the main external clock is used Min: FcH = 32.5 MHz, divided by 2 Max: FcH = 1 MHz, divided by 2	
Source clock cycle time*1	tsclk	_	80	_	1000	ns	When the main CR clock is used Min: Fcrh = 12.5 MHz Max: Fcrh = 1 MHz	
			_	61	_	μs	When the sub-oscillation clock is used FcL = 32.768 kHz, divided by 2	
			_	20	_	μs	When the sub-CR clock is used FCRL = 100 kHz, divided by 2	
	Fsp		0.5	_	16.25	MHz	When the main oscillation clock is used	
Source clock	FSP		1	_	12.5	MHz	When the main CR clock is used	
frequency	Fspl	_	_	16.384	_	kHz	When the sub-oscillation clock is used	
			_	50	_	kHz	When the sub-CR clock is used FCRL = 100 kHz, divided by 2	
			61.5	_	32000	ns	When the main oscillation clock is used Min: F _{SP} = 16.25 MHz, no division Max: F _{SP} = 0.5 MHz, divided by 16	
Machine clock cycle time*2 (minimum	twcrk		80	_	16000	ns	When the main CR clock is used Min: F _{SP} = 12.5 MHz Max: F _{SP} = 1 MHz, divided by 16	
instruction execution time)	IMOLK			61		976.5	μs	When the sub-oscillation clock is used Min: F _{SPL} = 16.384 kHz, no division Max: F _{SPL} = 16.384 kHz, divided by 16
			20		320	μs	When the sub-CR clock is used Min: F _{SPL} = 50 kHz, no division Max: F _{SPL} = 50 kHz, divided by 16	
	Fмp		0.031	_	16.25	MHz	When the main oscillation clock is used	
Machine clock	INP		0.0625	_	12.5	MHz	When the main CR clock is used	
frequency		_	1.024	_	16.384	kHz	When the sub-oscillation clock is used	
,	FMPL		3.125	_	50	kHz	When the sub-CR clock is used FCRL = 100 kHz	

^{*1:} This is the clock before it is divided according to the division ratio set by the machine clock divide ratio select bits (SYCC:DIV1 and DIV0). This source clock is divided to become a machine clock according to the divide ratio set by the machine clock divide ratio select bits (SYCC:DIV1 and DIV0). In addition, a source clock can be selected from the following.

- Main clock divided by 2
- Main CR clock
- Subclock divided by 2
- Sub-CR clock divided by 2
- *2: This is the operating clock of the microcontroller. A machine clock can be selected from the following.
 - Source clock (no division)
 - Source clock divided by 4
 - Source clock divided by 8
 - Source clock divided by 16






(3) External Reset

 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$

Parameter	Symbol	Value			Remarks	
raiailletei	Cymbol	Min	Max	Unit	nemarks	
		2 tmcLK*1	_	ns	In normal operation	
RST "L" level pulse width	t RSTL	Oscillation time of the oscillator*2 + 100	_	μs	In stop mode, subclock mode, subsleep mode, watch mode, and power-on	
		100	_	μs	In time-base timer mode	

^{*1:} See "(2) Source Clock/Machine Clock" for tmclk.


^{*2:} The oscillation time of an oscillator is the time for it to reach 90% of its amplitude. The crystal oscillator has an oscillation time of between several ms and tens of ms. The ceramic oscillator has an oscillation time of between hundreds of µs and several ms. The external clock has an oscillation time of 0 ms. The CR oscillator clock has an oscillation time of between several µs and several ms.




(4) Power-on Reset

 $(Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$

Parameter	Symbol	Condition	Va	lue	Unit	Remarks	
raiailletei	Syllibol	Condition	Min Max		Oille	Hemaiks	
Power supply rising time	t R	_	_	50	ms		
Power supply cutoff time	toff	_	1	_	ms	Wait time until power-on	



Note: A sudden change of power supply voltage may activate the power-on reset function. When changing the power supply voltage during the operation, set the slope of rising to a value below within 30 mV/ms as shown below.




(5) Peripheral Input Timing

(Vcc = $5.0 \text{ V} \pm 10\%$, Vss = 0.0 V, Ta = -40°C to $+85^{\circ}\text{C}$)

Parameter	Symbol	Pin name	Va	Unit	
Farameter	Syllibol	Fill flame	Min	Max	Oilit
Peripheral input "H" pulse width	tılıн	INT00 to INT09, EC0, EC1,TI1,	2 t mclk*	_	ns
Peripheral input "L" pulse width	tıнıL	TRG1	2 t mclk*		ns

^{*:} See "(2) Source Clock/Machine Clock" for tmclk.



(6) LIN-UART Timing

Sampling is executed at the rising edge of the sampling $clock^{*1}$, and serial clock delay is disabled*2. (ESCR register: SCES bit = 0, ECCR register: SCDE bit = 0)


 $(Vcc = 5.0 V \pm 10\%, AVss = Vss = 0.0 V, TA = -40°C to +85°C)$


Parameter	Symbol	Pin name	Condition	Va	lue	Unit
Parameter	Syllibol	Fili lialile	Condition	Min	Max	Oilit
Serial clock cycle time	tscyc	SCK		5 t мськ* ³	_	ns
$SCK \downarrow \to SOT$ delay time	tsLovi	SCK, SOT	Internal clock operation output pin:	-95	+95	ns
Valid SIN \rightarrow SCK ↑	t ıvsнı	SCK, SIN	$C_L = 80 \text{ pF} + 1 \text{ TTL}$	tмськ*3 + 190	_	ns
$SCK \uparrow \rightarrow valid SIN hold time$	t shixi	SCK, SIN		0	_	ns
Serial clock "L" pulse width	t slsh	SCK		3 tмськ*3 — tr	_	ns
Serial clock "H" pulse width	t shsl	SCK		tмськ*3 + 95	_	ns
$SCK \downarrow \to SOT$ delay time	t slove	SCK, SOT	External clock	_	2 tmcLK*3 + 95	ns
Valid SIN → SCK ↑	tivshe	SCK, SIN	operation output pin:	190	_	ns
$SCK \uparrow \to valid \; SIN \; hold \; time$	tshixe	SCK, SIN	C _L = 80 pF + 1 TTL	tмськ*3 + 95	_	ns
SCK fall time	t⊧	SCK		_	10	ns
SCK rise time	t⊓	SCK		_	10	ns

^{*1:} There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

^{*2:} The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.

^{*3:} See "(2) Source Clock/Machine Clock" for tmclk.





Sampling is executed at the falling edge of the sampling $clock^{*1}$, and serial clock delay is disabled $clock^{*2}$. (ESCR register: SCES bit = 1, ECCR register: SCDE bit = 0)

 $(Vcc = 5.0 V\pm 10\%, Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$


Parameter	Symbol	Pin name	Condition	Va	lue	Unit	
Farameter	Symbol	Fili lialile	Condition	Min	Max		
Serial clock cycle time	tscyc	SCK		5 tмськ* ³	_	ns	
$SCK \uparrow \to SOT$ delay time	t shovi	SCK, SOT	Internal clock operation output pin:	-95	+95	ns	
Valid SIN $ ightarrow$ SCK \downarrow	tıvsıı	SCK, SIN	$C_L = 80 \text{ pF} + 1 \text{ TTL}$	tмськ*3 + 190	_	ns	
$SCK \downarrow \to valid \; SIN \; hold \; time$	tslixi	SCK, SIN		0	_	ns	
Serial clock "H" pulse width	t shsl	SCK		3 tмськ*3 — tr	_	ns	
Serial clock "L" pulse width	t slsh	SCK		tмськ*3 + 95	_	ns	
$SCK \uparrow \to SOT$ delay time	t shove	SCK, SOT	External clock	_	2 tmcLK*3 + 95	ns	
Valid SIN $ ightarrow$ SCK \downarrow	tivsle	SCK, SIN	operation output pin:	190	_	ns	
$SCK \downarrow \to valid \; SIN \; hold \; time$	tslixe	SCK, SIN	C _L = 80 pF + 1 TTL	tмськ*3 + 95	_	ns	
SCK fall time	t⊧	SCK		_	10	ns	
SCK rise time	t _R	SCK		_	10	ns	


^{*1:} There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

42

^{*2:} The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.

^{*3:} See "(2) Source Clock/Machine Clock" for tmclk.






Sampling is executed at the rising edge of the sampling $clock^{*1}$, and serial clock delay is enabled $clock^{*2}$. (ESCR register: SCES bit = 0, ECCR register: SCDE bit = 1)

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Parameter	Symbol	Pin name	Condition	Val	Unit		
Parameter	Symbol	Pili liaille	Condition	Min	Max	Oilit	
Serial clock cycle time	tscyc	SCK		5 t мськ* ³	_	ns	
$SCK \uparrow \rightarrow SOT$ delay time	t shovi	SCK, SOT	Internal clock	-95	+95	ns	
Valid SIN \rightarrow SCK \downarrow	tıvsıı	SCK, SIN	operation output pin:	tмськ*3 + 190	_	ns	
$SCK \downarrow \to valid \; SIN \; hold \; time$	tslixi	SCK, SIN	C _L = 80 pF + 1 TTL	0	_	ns	
$SOT \to SCK \downarrow delay \; time$	tsovu	SCK, SOT		_	4 tmclk*3	ns	

^{*1:} There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

^{*3:} See "(2) Source Clock/Machine Clock" for tmclk.



^{*2:} The serial clock delay function is a function that delays the output signal of the serial clock for half clock.


Sampling is executed at the falling edge of the sampling $clock^{*1}$, and serial clock delay is enabled*2. (ESCR register: SCES bit = 1, ECCR register: SCDE bit = 1)

 $(Vcc = 5.0 V\pm 10\%, Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$

Parameter	Symbol	Pin name	Condition	Val	Unit		
Farameter	Symbol	Fili lialile	Condition	Min	Max	Oiiit	
Serial clock cycle time	tscyc	SCK		5 t мськ* ³	_	ns	
$SCK \downarrow \to SOT$ delay time	tslovi	SCK, SOT	Internal clock	-95	+95	ns	
Valid SIN \rightarrow SCK ↑	tıvsнı	SCK, SIN	operation output pin:	tмськ*3 + 190	_	ns	
$SCK \uparrow \rightarrow valid SIN hold time$	t shixi	SCK, SIN	C _L = 80 pF + 1 TTL	0	_	ns	
$SOT \to SCK \uparrow delay time$	tsovні	SCK, SOT		_	4 tмськ*3	ns	

^{*1:} There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

^{*3:} See "(2) Source Clock/Machine Clock" for tmclk.




^{*2:} The serial clock delay function is a function that delays the output signal of the serial clock for half clock.

(7) Low-voltage Detection

(Vss = 0.0 V, $T_A = -40^{\circ}C$ to $+85^{\circ}C$)

Parameter	Symbol		Value		Unit	Remarks
Parameter	Symbol	Min	Тур	Max	Oilit	nemarks
Release voltage	V_{DL+}	2.52	2.7	2.88	V	At power supply rise
Detection voltage	V _{DL} -	2.42	2.6	2.78	V	At power supply fall
Hysteresis width	V _{HYS}	70	100		mV	
Power supply start voltage	V _{off}	_	_	2.3	V	
Power supply end voltage	Von	4.9	_	_	V	
Power supply voltage change time (at power supply rise)	t r	3000	_	_	μs	Slope of power supply that the reset release signal generates within the rating (VDL+)
Power supply voltage change time (at power supply fall)	t f	300	_	_	μs	Slope of power supply that the reset detection signal generates within the rating (VDL-)
Reset release delay time	t d1	_	_	300	μs	
Reset detection delay time	t d2		_	20	μs	




(8) I²C Timing

$$(Vcc = 5.0 V\pm 10\%, AVss = Vss = 0.0 V, TA = -40^{\circ}C to +85^{\circ}C)$$

						Unit		
Parameter	Symbol	Pin name	Condition	Standard- mode			Fast-mode	
				Min	Max	Min	Max	
SCL clock frequency	fscL	SCL		0	100	0	400	kHz
(Repeated) START condition hold time SDA $\downarrow \to SCL \downarrow$	thd;sta	SCL, SDA		4.0	_	0.6	_	μs
SCL clock "L" width	tLOW	SCL		4.7	_	1.3	_	μs
SCL clock "H" width	t HIGH	SCL		4.0	_	0.6	_	μs
(Repeated) START condition hold time SCL $\uparrow \rightarrow$ SDA \downarrow	tsu;sta	SCL, SDA	R = 1.7 kΩ,	4.7	_	0.6	_	μs
Data hold time SCL $\downarrow \rightarrow$ SDA $\downarrow \uparrow$	thd;dat	SCL, SDA	$C = 50 \text{ pF}^{*1}$	0	3.45*2	0	0.9*3	μs
Data setup time SDA $\downarrow\uparrow\to$ SCL \uparrow	tsu;dat	SCL, SDA		0.25	_	0.1	_	μs
STOP condition setup time SCL $\uparrow \rightarrow$ SDA \uparrow	t su;sто	SCL, SDA		4		0.6		μs
Bus free time between STOP condition and START condition	t BUF	SCL, SDA		4.7	_	1.3	_	μs

^{*1:} R represents the pull-up resistor of the SCL and SDA lines, and C the load capacitor of the SCL and SDA lines.

^{*3:} A Fast-mode I²C-bus device can be used in a Standard-mode I²C-bus system, provided that the condition of tsu:DAT ≥ 250 ns is fulfilled.



^{*2:} The maximum thd;DAT in the Standard-mode is applicable only when the time during which the device is holding the SCL signal at "L" (tLow) does not extend.

(Vcc = 5.0 V±10%, AVss = Vss = 0.0 V, Ta = -40° C to $+85^{\circ}$ C)

Davamatav	Sym-	Pin	Condition	Valu	ue*²	I I mile	Domostro
Parameter	bol	name	Condition	Min	Max	Unit	Remarks
SCL clock "L" width	tLOW	SCL		(2 + nm/2)tмсLк - 20	1	ns	Master mode
SCL clock "H" width	t HIGH	SCL		(nm/2)tмсLк — 20	(nm/2)t _{MCLK} + 20	ns	Master mode
START condition hold time	thd;sta	SCL, SDA		(-1 + nm/2)tмсLк - 20	(-1 + nm)tмсLк + 20	ns	Master mode Maximum value is applied when m, n = 1, 8. Otherwise, the minimum value is applied.
STOP condition setup time	t su;sто	SCL, SDA		(1 + nm/2)tмсLк – 20	(1 + nm/2)tмсLк + 20	ns	Master mode
START condition setup time	tsu;sta	SCL, SDA		(1 + nm/2)tмсLк - 20	(1 + nm/2)tмсLк + 20	ns	Master mode
Bus free time between STOP condition and START condition	t BUF	SCL, SDA	R = 1.7 kΩ, C = 50 pF*1	(2 nm + 4)t _{MCLK} - 20	_	ns	
Data hold time	thd;dat	SCL, SDA		3 tmclk - 20	_	ns	Master mode
Data setup time	tsu;dat	SCL, SDA		(-2 + nm/2)tмськ - 20	(-1 + nm/2)tмськ + 20	ns	Master mode When assuming that "L" of SCL is not extended, the minimum value is applied to first bit of continuous data. Otherwise, the maximum value is applied.
Setup time between clearing inter- rupt and SCL rising	tsu;ınt	SCL		(nm/2)tмсLк — 20	(1 + nm/2)tмсLк + 20	ns	Minimum value is applied to interrupt at 9th SCL↓. Maximum value is applied to the interrupt at the 8th SCL↓.

(Continued)

 $(Vcc = 5.0 V \pm 10\%, AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$

Parameter	Sym-	Pin	Condition	Valu	ne _{*5}	Unit	Remarks	
Parameter	bol	name	Condition	Min	Max	Oilit	nemarks	
SCL clock "L" width	tLOW	SCL		4 tмськ — 20	_	ns	At reception	
SCL clock "H" width	tніgн	SCL			4 tмськ — 20	_	ns	At reception
START condition detection	thd;sta	SCL, SDA				2 tmcLK — 20		ns
STOP condition detection	tsu;sто	SCL, SDA		2 tmcLK - 20	_	ns	Not detected when 1 t _{MCLK} is used at reception	
RESTART condition detection condition	tsu;sta	SCL, SDA		2 tmcLK - 20		ns	Not detected when 1 t _{MCLK} is used at reception	
Bus free time	t BUF	SCL, SDA	$R = 1.7 kΩ$, $C = 50 pF^{*1}$	2 tмськ — 20	_	ns	At reception	
Data hold time	thd;dat	SCL, SDA		2 tmcLK - 20	_	ns	At slave transmission mode	
Data setup time	tsu;dat	SCL, SDA		tLow - 3 tMCLK - 20	_	ns	At slave transmission mode	
Data hold time	thd;dat	SCL, SDA		0	1	ns	At reception	
Data setup time	tsu;dat	SCL, SDA		tмськ — 20		ns	At reception	
SDA↓ → SCL↑ (at wakeup function)	twakeup	SCL, SDA		Oscillation stabilization wait time +2 tmclk – 20	_	ns		

^{*1:} R represents the pull-up resistor of the SCL and SDA lines, and C the load capacitor of the SCL and SDA lines.

- m represents the CS4 bit and CS3 bit (bit4 and bit3) in the I2C clock control register (ICCR0).
- n represents the CS2 bit to CS0 bit (bit2 to bit0) in the I2C clock control register (ICCR0).
- The actual timing of I²C is determined by the values of m and n set by the machine clock (tmclk) and the CS4 to CS0 bits in the ICCR0 register.
- Standard-mode:

m and n can be set to values in the following range: $0.9~\text{MHz} < t_{\text{MCLK}}$ (machine clock) < 10~MHz.

The usable frequencies of the machine clock are determined by the settings of m and n as shown below.

(m, n) = (1, 8) : 0.9 MHz < $t_{MCLK} \le 1$ MHz (m, n) = (1, 22), (5, 4), (6, 4), (7, 4), (8, 4) : 0.9 MHz < $t_{MCLK} \le 2$ MHz

(m, n) = (1, 38), (5, 8), (6, 8), (7, 8), (8, 8) : $0.9 \text{ MHz} < t_{MCLK} \le 4 \text{ MHz}$ (m, n) = (1, 98) : $0.9 \text{ MHz} < t_{MCLK} \le 10 \text{ MHz}$

• Fast-mode:

m and n can be set to values in the following range: 3.3 MHz < tmck (machine clock) < 10 MHz.

The usable frequencies of the machine clock are determined by the settings of m and n as shown below.

 $\begin{array}{ll} (m,\,n) = (1,\,8) & : 3.3 \; \text{MHz} < t_{\text{MCLK}} \le 4 \; \text{MHz} \\ (m,\,n) = (1,\,22),\,(5,\,4) & : 3.3 \; \text{MHz} < t_{\text{MCLK}} \le 8 \; \text{MHz} \\ (m,\,n) = (6,\,4) & : 3.3 \; \text{MHz} < t_{\text{MCLK}} \le 10 \; \text{MHz} \end{array}$


^{*2: •} See "(2) Source Clock/Machine Clock" for tmclk.


(9) UART/SIO, Serial I/O Timing

 $(Vcc = 5.0 V\pm 10\%, AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$

Parameter	Symbol	Pin name	Condition	Va	lue	_ Unit
Farameter	Symbol	Pili liaille	Condition	Min	Max	Oilit
Serial clock cycle time	tscyc	UCK0		4 t мськ*	_	ns
$UCK\downarrow \to UO$ time	tsLov	UCK0, UO0	Internal clock	-190	+190	ns
Valid UI → UCK ↑	tıvsн	UCK0, UI0	operation	2 tmclk*	_	ns
$UCK \uparrow \rightarrow valid \; UI \; hold \; time$	tsнıx	UCK, UI0		2 tmclk*	_	ns
Serial clock "H" pulse width	tsHSL	UCK0		4 t MCLK*	_	ns
Serial clock "L" pulse width	tslsh	UCK0]	4 tmclk*	_	ns
$UCK\downarrow \to UO$ time	tsLov	UCK0, UO0	External clock operation	_	190	ns
Valid UI → UCK ↑	tıvsн	UCK0, UI0		2 t мськ*	_	ns
$UCK \uparrow \rightarrow valid \; UI \; hold \; time$	tsнıx	UCK0, UI0		2 t mcLk*	_	ns

*: See "(2) Source Clock/Machine Clock" for tmclk.






(10) MPG Input Timing

 $(Vcc = 5.0 V \pm 10\%, AVss = Vss = 0.0 V, TA = -40°C to +85°C)$

Parameter	Symbol	ol Pin name	Condition	Val	Value		Remarks
raiametei	Symbol	riii ilaille	Condition	Min	Max	Unit	Hemaiks
Input pulse width	tтıwн tтıwL	SNI0 to SNI2, DTTI	_	4 tmclk	_	ns	



5. A/D Converter

(1) A/D Converter Electrical Characteristics


 $(Vcc = 4.0 \text{ V to } 5.5 \text{ V}, \text{Vss} = 0.0 \text{ V}, \text{T}_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$


(100 110 110 110 110 110 110 110 110 110							
Parameter	Symbol	Value				Remarks	
Parameter	Syllibol	Min	Тур	Max	Unit	neiliaiks	
Resolution		_	_	10	bit		
Total error		-3	_	+3	LSB		
Linearity error	<u> </u>	-2.5	_	+2.5	LSB		
Differential linear error		-1.9	_	+1.9	LSB		
Zero transition voltage	Vот	Vss – 1.5 LSB	Vss + 0.5 LSB	Vss + 2.5 LSB	٧		
Full-scale transition voltage	VFST	Vcc – 4.5 LSB	Vcc – 2 LSB	Vcc + 0.5 LSB	٧		
Compare time	_	0.9	_	16500	μs	4.5 V ≤ Vcc ≤ 5.5 V	
Compare ume		1.8	_	16500	μs	4.0 V ≤ Vcc < 4.5 V	
Sampling time	g time —	0.6	_	∞	μs	$\begin{array}{l} 4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V}, \\ \text{with external} \\ \text{impedance} < 5.4 \text{ k}\Omega \end{array}$	
Sampling time		1.2	_	∞	μs	$4.0~V \le V_{\rm CC} < 4.5~V,$ with external impedance < $2.4~k\Omega$	
Analog input current	lain	-0.3	_	+0.3	μΑ		
Analog input voltage	Vain	Vss	_	Vcc	V		

(2) Notes on Using the A/D Converter

• External impedance of analog input and its sampling time

• The A/D converter has a sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the capacitor of the internal sample and hold circuit is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, considering the relationship between the external impedance and minimum sampling time, either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. In addition, if sufficient sampling time cannot be secured, connect a capacitor of about 0.1 µF to the analog input pin.





• A/D conversion error

As IVcc-VssI decreases, the A/D conversion error increases proportionately.

(3) Definitions of A/D Converter Terms

• Resolution

It indicates the level of analog variation that can be distinguished by the A/D converter.

When the number of bits is 10, analog voltage can be divided into $2^{10} = 1024$.

Linearity error (unit: LSB)

It indicates how much an actual conversion value deviates from the straight line connecting the zero transition point ("00 0000 0000" \leftarrow \rightarrow "00 0000 0001") of a device to

the full-scale transition point ("11 1111 1111" \leftarrow \rightarrow "11 1111 1110") of the same device.


• Differential linear error (unit: LSB)


It indicates how much the input voltage required to change the output code by 1 LSB deviates from an ideal value.

• Total error (unit: LSB)

54

It indicates the difference between an actual value and a theoretical value. The error can be caused by a zero transition error, a full-scale transition errors, a linearity error, a quantum error, or noise.





6. Flash Memory Write/Erase Characteristics

Doromotor	Value			Unit	Downsylva	
Parameter	Min	Тур	Max	Unit	Remarks	
Sector erase time (2 Kbyte sector)	_	0.2*1	0.5*2	s	The time of writing 00 _H prior to erasure is excluded.	
Sector erase time (16 Kbyte sector)	_	0.5*1	7.5*2	s	The time of writing 00 _H prior to erasure is excluded.	
Byte writing time	_	21	6100*2	μs	System-level overhead is excluded.	
Erase/write cycle	100000	_	_	cycle		
Power supply voltage at erase/ write	3.0	_	5.5	٧		
Flash memory data retention time	20*3	_	_	year	Average T _A = +85°C	

^{*1:} $T_A = +25$ °C, $V_{CC} = 5.0 \text{ V}$, 100000 cycles

^{*2:} $T_A = +85$ °C, $V_{CC} = 3.0 \text{ V}$, 100000 cycles


^{*3:} This value is converted from the result of a technology reliability assessment. (The value is converted from the result of a high temperature accelerated test using the Arrhenius equation with the average temperature being +85°C).

■ SAMPLE CHARACTERISTICS


• Power supply current temperature characteristics

Icc - Vcc


 $T_A = +25$ °C, $F_{MP} = 2$, 4, 8, 10, 16 MHz (divided by 2) Main clock mode with the external clock operating




 $T_A = +25$ °C, $F_{MP} = 2$, 4, 8, 10, 16 MHz (divided by 2) Main sleep mode with the external clock operating




 $T_A = +25$ °C, $F_{MPL} = 16$ kHz (divided by 2) Subclock mode with the external clock operating




 $I_{\text{CC}} - T_{\text{A}}$ $V_{\text{CC}} = 5.5 \text{ V, } F_{\text{MP}} = 10, \ 16 \text{ MHz (divided by 2)}$







 $I_{CCS} - T_A$ V_{CC} = 5.5 V, F_{MP} = 10, 16 MHz (divided by 2)



 $V_{CC} = 5.5 \text{ V}, F_{MPL} = 16 \text{ kHz}$ (divided by 2) Subclock mode with the external clock operating






(Continued)




Substop mode with the external clock stopping




 $I_{\text{CCMCR}}-V_{\text{CC}}$


 $T_A = +25$ °C, $F_{MP} = 1$, 8, 10, 12.5 MHz (no division) Main clock mode with the main CR clock operating



 $T_A = +25^{\circ}C$, $F_{MPL} = 50$ kHz (divided by 2) Subclock mode with the sub-CR clock operating




$I_{CCH} - T_A$ $V_{CC} = 5.5 \text{ V}, \ F_{MPL} = (stop)$ Substop mode with the external clock stopping





 $I_{\text{CCMCR}}-T_{\text{A}}$

 $V_{CC} = 5.5 \text{ V F}_{MP} = 1, 8, 10, 12.5 \text{ MHz}$ (no division) Main clock mode with the main CR clock operating





 $V_{\text{CC}} = 5.5 \text{ V } \text{F}_{\text{MPL}} = 50 \text{ kHz (divided by 2)}$ Subclock mode with the sub-CR clock operating







60







• Pull-up characteristics




■ MASK OPTIONS


No.	Part Number	MB95F332H MB95F333H MB95F334H	MB95F332K MB95F333K MB95F334K		
	Selectable/Fixed	Fixed			
1	Low-voltage detection reset	Without low-voltage detection reset With low-voltage detection			
2	Reset	With dedicated reset input	Without dedicated reset input		

■ ORDERING INFORMATION

Part Number	Package
MB95F332HPMC-G-SNE2 MB95F332KPMC-G-SNE2 MB95F333HPMC-G-SNE2 MB95F333KPMC-G-SNE2 MB95F334HPMC-G-SNE2 MB95F334KPMC-G-SNE2	32-pin plastic LQFP (FPT-32P-M30)
MB95F332HP-G-SH-SNE2 MB95F332KP-G-SH-SNE2 MB95F333HP-G-SH-SNE2 MB95F333KP-G-SH-SNE2 MB95F334HP-G-SH-SNE2 MB95F334KP-G-SH-SNE2	32-pin plastic SH-DIP (DIP-32P-M06)
MB95F332HWQN-G-SNE1 MB95F332KWQN-G-SNE1 MB95F333HWQN-G-SNE1 MB95F333KWQN-G-SNE1 MB95F334HWQN-G-SNE1 MB95F334KWQN-G-SNE1	32-pin plastic QFN (LCC-32P-M19)


■ PACKAGE DIMENSION






Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/


32-pin plastic SH-DIP	Lead pitch	1.778 mm
	Low space	10.16 mm
	Sealing method	Plastic mold
U V		
(DIP-32P-M06)		



Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

(Continued)





Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

FUJITSU SEMICONDUCTOR LIMITED

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome, Kohoku-ku Yokohama Kanagawa 222-0033, Japan

Tel: +81-45-415-5858 http://jp.fujitsu.com/fsl/en/

For further information please contact:

North and South America

FUJITSU MICROELECTRONICS AMERICA, INC. 1250 E. Arques Avenue, M/S 333
Sunnyvale, CA 94085-5401, U.S.A.
Tel: +1-408-737-5600 Fax: +1-408-737-5999
http://www.fma.fujitsu.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/microelectronics/

Korea

FUJITSU MICROELECTRONICS KOREA LTD. 206 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fmk/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel: +65-6281-0770 Fax: +65-6281-0220 http://www.fmal.fujitsu.com/

FUJITSU MICROELECTRONICS SHANGHAI CO., LTD. Rm. 3102, Bund Center, No.222 Yan An Road (E), Shanghai 200002, China
Tel: +86-21-6146-3688 Fax: +86-21-6335-1605
http://cn.fujitsu.com/fmc/

FUJITSU MICROELECTRONICS PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: +852-2377-0226 Fax: +852-2376-3269
http://cn.fujitsu.com/fmc/en/

Specifications are subject to change without notice. For further information please contact each office.

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU SEMICONDUCTOR device; FUJITSU SEMICONDUCTOR does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU SEMICONDUCTOR assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU SEMICONDUCTOR or any third party or does FUJITSU SEMICONDUCTOR warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU SEMICONDUCTOR assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU SEMICONDUCTOR will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Sales Promotion Department