

32-bit ARM® Cortex®-M3 based Microcontroller MB9AF131KB/LB, MB9AF132KB/LB

Data Sheet (Full Production)



Notice to Readers: This document states the current technical specifications regarding the Spansion product(s) described herein. Spansion Inc. deems the products to have been in sufficient production volume such that subsequent versions of this document are not expected to change. However, typographical or specification corrections, or modifications to the valid combinations offered may occur.



Notice On Data Sheet Designations

Spansion Inc. issues data sheets with Advance Information or Preliminary designations to advise readers of product information or intended specifications throughout the product life cycle, including development, qualification, initial production, and full production. In all cases, however, readers are encouraged to verify that they have the latest information before finalizing their design. The following descriptions of Spansion data sheet designations are presented here to highlight their presence and definitions.

Advance Information

The Advance Information designation indicates that Spansion Inc. is developing one or more specific products, but has not committed any design to production. Information presented in a document with this designation is likely to change, and in some cases, development on the product may discontinue. Spansion Inc. therefore places the following conditions upon Advance Information content:

"This document contains information on one or more products under development at Spansion Inc. The information is intended to help you evaluate this product. Do not design in this product without contacting the factory. Spansion Inc. reserves the right to change or discontinue work on this proposed product without notice."

Preliminary

The Preliminary designation indicates that the product development has progressed such that a commitment to production has taken place. This designation covers several aspects of the product life cycle, including product qualification, initial production, and the subsequent phases in the manufacturing process that occur before full production is achieved. Changes to the technical specifications presented in a Preliminary document should be expected while keeping these aspects of production under consideration. Spansion places the following conditions upon Preliminary content:

"This document states the current technical specifications regarding the Spansion product(s) described herein. The Preliminary status of this document indicates that product qualification has been completed, and that initial production has begun. Due to the phases of the manufacturing process that require maintaining efficiency and quality, this document may be revised by subsequent versions or modifications due to changes in technical specifications."

Combination

Some data sheets contain a combination of products with different designations (Advance Information, Preliminary, or Full Production). This type of document distinguishes these products and their designations wherever necessary, typically on the first page, the ordering information page, and pages with the DC Characteristics table and the AC Erase and Program table (in the table notes). The disclaimer on the first page refers the reader to the notice on this page.

Full Production (No Designation on Document)

When a product has been in production for a period of time such that no changes or only nominal changes are expected, the Preliminary designation is removed from the data sheet. Nominal changes may include those affecting the number of ordering part numbers available, such as the addition or deletion of a speed option, temperature range, package type, or VIO range. Changes may also include those needed to clarify a description or to correct a typographical error or incorrect specification. Spansion Inc. applies the following conditions to documents in this category:

"This document states the current technical specifications regarding the Spansion product(s) described herein. Spansion Inc. deems the products to have been in sufficient production volume such that subsequent versions of this document are not expected to change. However, typographical or specification corrections, or modifications to the valid combinations offered may occur."

Questions regarding these document designations may be directed to your local sales office.



32-bit ARM® Cortex®-M3 based Microcontroller MB9AF131KB/LB, MB9AF132KB/LB





■ Description

The MB9A130LB Series are highly integrated 32-bit microcontrollers that dedicated for embedded controllers with low-power consumption mode and competitive cost.

The MB9A130LB Series are based on the ARM Cortex-M3 Processor with on-chip Flash memory and SRAM, and has peripheral functions such as Motor Control Timers, ADCs and Communication Interfaces (UART, CSIO, I²C).

The products which are described in this data sheet are placed into TYPE3 product categories in FM3 Family Peripheral Manual.

Note: ARM and Cortex are the registered trademarks of ARM Limited in the EU and other countries.





■ Features

32-bit ARM Cortex-M3 Core

- Processor version: r2p1
- Up to 20MHz Operation Frequency
- Integrated Nested Vectored Interrupt Controller (NVIC): 1 channel NMI (non-maskable interrupt) and 32 channels' peripheral interrupts and 8 priority levels
- 24-bit System timer (Sys Tick): System timer for OS task management

On-chip Memories

[Flash memory]

- · Up to 128 Kbytes
- Read cycle: 0 wait-cycle
- · Security function for code protection

[SRAM]

This series contains 8 Kbyte on-chip SRAM that is connected to System bus of Cortex-M3 core.

· SRAM1: 8 Kbytes

Multi-function Serial Interface (Max 8channels)

Operation mode is selectable from the followings for each channel.

- UART
- · CSIO
- I²C

[UART]

- · Full-duplex double buffer
- · Selection with or without parity supported
- · Built-in dedicated baud rate generator
- · External clock available as a serial clock
- · Various error detection functions available (parity errors, framing errors, and overrun errors)

[CSIO]

- Full-duplex double buffer
- · Built-in dedicated baud rate generator
- · Overrun error detection function available

[I²C]

Standard-mode (Max 100 kbps) / Fast-mode (Max 400 kbps) supported

A/D Converter (Max 8channels)

[12-bit A/D Converter]

- Successive Approximation type
- Conversion time: Min. 1.0 µs
- Priority conversion available (priority at 2 levels)
- · Scanning conversion mode
- Built-in FIFO for conversion data storage (for SCAN conversion: 16 steps, for Priority conversion: 4 steps)



Base Timer (Max 8channels)

Operation mode is selectable from the followings for each channel.

- 16-bit PWM timer
- · 16-bit PPG timer
- 16-/32-bit reload timer
- 16-/32-bit PWC timer

General Purpose I/O Port

This series can use its pins as general purpose I/O ports when they are not used for peripherals. Moreover, the port relocate function is built in. It can set which I/O port the peripheral function can be allocated.

- · Capable of pull-up control per pin
- · Capable of reading pin level directly
- · Built-in the port relocate function
- Up to 52 fast general purpose I/O Ports@64 pin Package
- Some pins are 5V tolerant I/O

See ■ List of Pin Functions and ■ I/O Circuit Type to confirm the corresponding pins.

Multi-function Timer

The Multi-function timer is composed of the following blocks.

- 16-bit free-run timer × 3ch.
- Input capture × 4ch.
- Output compare × 6ch.
- A/D activation compare × 1ch.
- Waveform generator × 3ch.
- 16-bit PPG timer × 3ch.

The following function can be used to achieve the motor control.

- · PWM signal output function
- DC chopper waveform output function
- · Dead time function
- Input capture function
- · A/D convertor activate function
- DTIF (Motor emergency stop) interrupt function

Real-time clock (RTC)

The Real-time clock can count Year/Month/Day/Hour/Minute/Second/A day of the week from 01 to 99.

- Interrupt function with specifying date and time (Year/Month/Day/Hour/Minute/Second/A day of the week.) is available. This function is also available by specifying only Year, Month, Day, Hour or Minute.
- Timer interrupt function after set time or each set time.
- Capable of rewriting the time with continuing the time count.
- · Leap year automatic count is available.

External Interrupt Controller Unit

- Up to 8 external interrupt input pins
- · Include one non-maskable interrupt (NMI) input pin



Watchdog Timer (2channels)

A watchdog timer can generate interrupts or a reset when a time-out value is reached.

This series consists of two different watchdogs, a Hardware watchdog and a Software watchdog.

Hardware watchdog timer is clocked by built-in Low-speed CR oscillator. Therefore, Hardware watchdog is active in any low power consumption mode except RTC and Stop and Deep Standby RTC and Deep Standby Stop modes.

Clock and Reset

[Clocks]

Five clock sources (2 external oscillators, 2 built-in CR oscillators, and Main PLL) that are dynamically selectable.

Main Clock: 4 MHz to 20 MHz
Sub Clock: 32.768 kHz
Built-in High-speed CR Clock: 4 MHz
Built-in Low-speed CR Clock: 100 kHz

· Main PLL Clock

[Resets]

- · Reset requests from INITX pin
- · Power on reset
- · Software reset
- · Watchdog timers reset
- · Low voltage detector reset
- · Clock supervisor reset

Clock Super Visor (CSV)

Clocks generated by built-in CR oscillators are used to supervise abnormality of the external clocks.

- If external clock failure (clock stop) is detected, reset is asserted.
- · If external frequency anomaly is detected, interrupt or reset is asserted.

Low Voltage Detector (LVD)

This Series include 2-stage monitoring of voltage on the VCC. When the voltage falls below the voltage has been set, Low Voltage Detector generates an interrupt or reset.

- LVD1: error reporting via interrupt
- · LVD2: auto-reset operation

Low Power Consumption Mode

Six low power consumption modes supported.

- Sleep
- Timer
- RTC
- Stop
- · Deep Standby RTC
- · Deep Standby Stop

Back up register is 16 bytes.



Debug

Serial Wire JTAG Debug Port (SWJ-DP)

● Power Supply
Wide range voltage: VCC = 1.8 V to 5.5 V



■ Product Lineup

Memory size

Product name		MB9AF131KB/LB	MB9AF132KB/LB
On-chip Flash		64 Kbytes	128 Kbytes
On-chip SRAM SRAM1		M1 8 Kbytes 8 Kbytes	

Function

Product name			MB9AF131KB MB9AF132KB	MB9AF131LB MB9AF132LB		
Pin cou	ınt		48	64		
CDII			Corte	ex-M3		
CPU	Freq.		20 1	MHz		
Power	supply voltage ran	ge	1.8 V t	to 5.5 V		
MF Ser	rial Interface		4ch. (Max)	8ch. (Max)		
(UART	C/CSIO/I ² C)		(CSIO and I ² C is Max 3ch.)	ocii. (Max)		
Base Ti (PWC/	imer Reload timer/PW]	M/PPG)	8ch.	(Max)		
	A/D activation compare	1ch.				
	Input capture	4ch.				
MF-	Free-run timer	3ch.	1 weit (Marr)			
Timer	Output compare	6ch.	1 unit (Max)			
	Waveform	3ch.				
	generator					
	PPG	3ch.				
Real-tii	me clock		1 unit			
	log timer		1ch. (SW) -	+ 1ch. (HW)		
	al Interrupts		6 pins $(Max) + NMI \times 1$	8 pins (Max) + NMI \times 1		
general	purpose I/O ports		37 pins (Max)	52 pins (Max)		
	A/D converter		6ch. (1 unit)	8ch. (1 unit)		
	Clock Super Visor)		Y	'es		
LVD (I	LVD (Low Voltage Detector)		20	ch.		
Built-in	High-sp	eed	4 N	ИHz		
Duiit-II	Low-sp	eed	100	kHz		
Debug	Function		SW	J-DP		

Note: All signals of the peripheral function in each product cannot be allocated by limiting the pins of package. It is necessary to use the port relocate function of the I/O port according to your function use.

See ■ Electrical Characteristics 4.AC Characteristics (3)Built-in CR Oscillation Characteristics for accuracy of built-in CR.



■ Packages

	3		
	Product name	MB9AF131KB	MB9AF131LB
Packag	ge	MB9AF132KB	MB9AF132LB
LQFP:	FPT-48P-M49 (0.5mm pitch)	0	-
QFN:	LCC-48P-M73	0	-
LQFP:	FPT-64P-M38 (0.5mm pitch)	-	0
LQFP:	FPT-64P-M39 (0.65mm pitch)	-	O
QFN:	LCC-64P-M24	-	•


O: Supported

Note : See ■Package Dimensions for detailed information on each package.



■ Pin Assignment


• FPT-48P-M49



<Note>




• LCC-48P-M73



<Note>




• FPT-64P-M38/M39



<Note>



• LCC-64P-M24



<Note>



■ List of Pin Functions

• List of pin numbers

Pin No			I/O sinsvit	Din state
LQFP-64 QFN-64	LQFP-48 QFN-48	Pin name	I/O circuit type	Pin state type
1	1	VCC	-	-
		P50		
2	2	INT00_0	G	F
		SIN3_1		
		P51		
3	2	INT01_0	<u> </u>	E
3	3	SOT3_1	G	F
		(SDA3_1)		
		P52		
4	4	INT02_0	G	F
,		SCK3_1		_
		(SCL3_1)		
		P30		
5	-	TIOB0_1	E	F
		INT03_2		
	-	P31		E
		TIOB1_1		
6		SCK6_1	Е	F
		(SCL6_1) INT04_2		
		P32		
	-	TIOB2_1		F
7		SOT6_1	E	
,		(SDA6_1)	L	•
		INT05_2		
		P33		
		INT04_0		
8	-	TIOB3_1	E	F
		SIN6_1		
		ADTG_6		
		P39		
9	5	DTTI0X_0	E	Н
-		ADTG_2		i
		P3A		
10		RTO00_0		Н
		(PPG00_0)		
10	6	TIOA0_1	E	
		RTCCO_2		
		SUBOUT_2		



Pin	No		I/O sinsvit	Din state	
LQFP-64	LQFP-48	Pin name	I/O circuit type	Pin state type	
QFN-64	QFN-48	202			
		P3B	_		
11	7	RTO01_0 (PPG00_0)	E	Н	
		TIOA1_1	-		
		P3C			
		RTO02_0	-		
12	8	(PPG02_0)	E	Н	
		TIOA2_1			
		P3D			
12		RTO03_0	-	**	
13	9	(PPG02_0)	Е	Н	
		TIOA3_1			
		P3E			
14	10	RTO04_0	Е	Н	
		(PPG04_0)		11	
		TIOA4_1			
	11	P3F	E	Н	
15		RTO05_0			
		(PPG04_0)			
		TIOA5_1			
16	12	VSS	-		
17	13	C	-		
18	14	VCC	-		
19	15	P46	D	M	
		X0A			
20	16	P47	D	N	
2.1	17	X1A	<i>D</i>	G	
21	17	INITX	В	С	
22	18	P49	E	Н	
		TIOB0_0		Н	
23	19	P4A	Е		
		TIOB1_0			
24	-	P4B	Е	Н	
		TIOB2_0	_		



Pin No			I/O ainavit	Din state
LQFP-64 QFN-64	LQFP-48 QFN-48	Pin name	I/O circuit type	Pin state type
		P4C		
25		TIOB3_0		11
25	-	SCK7_1	E	Н
		(SCL7_1)		
		P4D		
26	_	TIOB4_0	Е	Н
		SOT7_1 (SDA7_1)	_	
		P4E		
		TIOB5_0		
27		INT06_2	E	F
	<u> </u>	SIN7_1		
		PE0		
28	20	MD1	C	P
29	21	MD0	Н	D
2)	2.1	PE2	11	В
30	22	X0	A	A
		PE3		
31	23	X1	A	В
32	24	VSS		<u> </u> -
33	-	VCC		_
		P10		
34	25	AN00	F	J
		P11		
		AN01		
		SIN1_1		
35	26	INT02_1	F	L
		FRCK0_2		_
		IC02_0		
		WKUP1		
		P12		
		AN02		
36	27	SOT1_1	F	J
		(SDA1_1)		
		IC00_2		
		P13		
		AN03		
		SCK1_1		
37	28	(SCL1_1)	F	J
		IC01_2		
		RTCCO_1		
		SUBOUT_1		



Pin No			I/O circuit	Pin state
LQFP-64 QFN-64	LQFP-48 QFN-48	Pin name	type	type
		P14		
20		AN04		**
38	29	INT03_1	F	K
		IC02_2		
		P15		
39	30	AN05	F	J
		IC03_2		
		P17		
40		AN07		***
40	-	SIN2_2	F	K
		INT04_1		
41	31	AVCC		-
42	32	AVRH		-
43	33	AVSS		-
		P18		
4.4		AN08		T
44	-	SOT2_2	F	J
		(SDA2_2)		
		P19		Н
45	-	SCK2_2	E	
		(SCL2_2)		
		P23		
46	34	SCK0_0	G	Н
	_	(SCL0_0)		
		TIOA7_1		
		P22		
47	35	SOTO_0	G	Н
	_	(SDA0_0)		
		TIOB7_1		
	_	P21 SIN0_0		
48	36		G	G
	_	INT06_1		
		WKUP2 P00		
49	37		E	Е
		TRSTX P01		
50	38	TCK	E	E
30	30	SWCLK	E	Е
51	39	P02	Е	Е
		TDI		Į.



Pin No			UO sinssit	Die state
LQFP-64 QFN-64	LQFP-48 QFN-48	Pin name	I/O circuit type	Pin state type
		P03		
52	40	TMS	E	Е
		SWDIO		
		P04		
53	41	TDO	E	Е
		SWO		
		P0A		
54	-	SIN4_0	Е	F
		INT00_2		
		P0B		
55		SOT4_0	E	Н
33	-	(SDA4_0)	E	п
		TIOB6_1		
		P0C		
56	_	SCK4_0	Е	Н
		(SCL4_0)		
		TIOA6_1		
		P0F		
	_	NMIX		
57	42	CROUT_1	E	I
		RTCCO_0		
		SUBOUT_0		
		WKUP0		
	_	P62		
58	-	SCK5_0	I	Н
	-	(SCL5_0) ADTG_3		
		P61		
	<u> </u>	SOT5_0	 	
59	43	(SDA5_0)	I	Н
37		TIOB2_2		11
		DTTI0X_2		
		P60		
		SIN5_0		
		TIOA2_2	_	_
60	44	 INT15_1	I	G
		IC00_0		
		WKUP3		
61	45	P80	G	О
62	46	P81	G	0
63	47	P82	G	О
64	48	VSS	-	-



• List of pin functions

			Pin	No
Pin function	Pin name	Function description	LQFP-64	LQFP-48
		·	QFN-64	QFN-48
ADC	ADTG_2		9	5
	ADTG_3	A/D converter external trigger input pin	58	-
	ADTG_6		8	-
	AN00		34	25
	AN01		35	26
	AN02		36	27
	AN03	A/D converter analog input pin.	37	28
	AN04	ANxx describes ADC ch.xx.	38	29
	AN05		39	30
	AN07		40	=
	AN08		44	=
Base Timer	TIOA0_1	Base timer ch.0 TIOA pin	10	6
0	TIOB0_0	•	22	18
	TIOB0_1	Base timer ch.0 TIOB pin	5	-
Base Timer	TIOA1_1	Base timer ch.1 TIOA pin	11	7
1	TIOB1_0	-	23	19
	TIOB1_1	Base timer ch.1 TIOB pin	6	-
Base Timer	TIOA2_1		12	8
2	TIOA2_2	Base timer ch.2 TIOA pin	60	44
	TIOB2_0		24	-
	TIOB2 1	Base timer ch.2 TIOB pin	7	-
	TIOB2_2	1	59	43
Base Timer	TIOA3_1	Base timer ch.3 TIOA pin	13	9
3	TIOB3_0		25	=
	TIOB3_1	Base timer ch.3 TIOB pin	8	=
Base Timer	TIOA4_1	Base timer ch.4 TIOA pin	14	10
4	TIOB4_0	Base timer ch.4 TIOB pin	26	-
Base Timer	TIOA5_1	Base timer ch.5 TIOA pin	15	11
5	TIOB5_0	Base timer ch.5 TIOB pin	27	-
Base Timer	TIOA6_1	Base timer ch.6 TIOA pin	56	-
6	TIOB6_1	Base timer ch.6 TIOB pin	55	-
Base Timer	TIOA7_1	Base timer ch.7 TIOA pin	46	34
7	TIOB7_1	Base timer ch.7 TIOB pin	47	35
Debugger	SWCLK	Serial wire debug interface clock input pin	50	38
	SWDIO	Serial wire debug interface data input / output pin	52	40
	SWO	Serial wire viewer output pin	53	41
	TRSTX	J-TAG reset Input pin	49	37
	TCK	J-TAG test clock input pin	50	38
	TDI	J-TAG test data input pin	51	39
	TMS	J-TAG test mode state input/output pin	52	40
	TDO	J-TAG debug data output pin	53	41



			Pin	No
Pin function	Pin name	Function description	LQFP-64 QFN-64	LQFP-48 QFN-48
External	INT00_0		2	2
Interrupt	INT00_2	External interrupt request 00 input pin	54	-
	INT01_0	External interrupt request 01 input pin	3	3
	INT02_0		4	4
	INT02_1	External interrupt request 02 input pin	35	26
	INT03_1	Enternal internant and one of O2 in most min	38	29
	INT03_2	External interrupt request 03 input pin	5	-
	INT04_0		8	-
	INT04_1	External interrupt request 04 input pin	40	-
	INT04_2		6	-
	INT05_2	External interrupt request 05 input pin	7	-
	INT06_1	External interrupt request 06 input pin	48	36
	INT06_2		27	-
	INIT15_1	External interrupt request 15 input pin	60	44
	NMIX	Non-Maskable Interrupt input pin	57	42
GPIO	P00		49	37
	P01		50	38
	P02	General-purpose I/O port 0	51	39
	P03		52	40
	P04		53	41
	P0A		54	-
	P0B		55	-
	P0C		56	-
	P0F		57	42
	P10		34	25
	P11		35	26
	P12		36	27
	P13		37	28
	P14	General-purpose I/O port 1	38	29
	P15		39	30
	P17		40	-
	P18		44	-
	P19		45	-
	P21		48	36
	P22	General-purpose I/O port 2	47	35
	P23		46	34



				No
Pin function	Pin name	Function description	LQFP-64	LQFP-48
			QFN-64	QFN-48
GPIO	P30 P31		5	-
			6	-
	P32		7	-
	P33		8	-
	P39		9	5
	P3A	General-purpose I/O port 3	10	6
	P3B		11	7
	P3C		12	8
	P3D		13	9
	P3E		14	10
	P3F		15	11
	P46		19	15
	P47		20	16
	P49		22	18
	P4A	Consult record of the	23	19
	P4B	General-purpose I/O port 4	24	-
	P4C		25	-
	P4D		26	-
	P4E		27	-
	P50		2	2
	P51	General-purpose I/O port 5	3	3
	P52		4	4
	P60		60	44
	P61	General-purpose I/O port 6	59	43
	P62		58	-
	P80		61	45
	P81	General-purpose I/O port 8	62	46
	P82		63	47
	PE0		28	20
	PE2	General-purpose I/O port E	30	22
	PE3		31	23



			Pin	No
Pin function	Pin name	Function description	LQFP-64 QFN-64	LQFP-48 QFN-48
Multi- function	SIN0_0	Multi-function serial interface ch.0 input pin	48	36
Serial 0	SOT0_0 (SDA0_0)	Multi-function serial interface ch.0 output pin. This pin operates as SOT0 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA0 when it is used in an I ² C (operation mode 4).	47	35
	SCK0_0 (SCL0_0)	Multi-function serial interface ch.0 clock I/O pin. This pin operates as SCK0 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL0 when it is used in an I ² C (operation mode 4).	46	34
Multi-	SIN1_1	Multi-function serial interface ch.1 input pin	35	26
function Serial 1	SOT1_1 (SDA1_1)	Multi-function serial interface ch.1 output pin. This pin operates as SOT1 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA1 when it is used in an I ² C (operation mode 4).	36	27
	SCK1_1 (SCL1_1)	Multi-function serial interface ch.1 clock I/O pin. This pin operates as SCK1 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL1 when it is used in an I ² C (operation mode 4).	37	28
Multi-	SIN2_2	Multi-function serial interface ch.2 input pin	40	-
function Serial 2	SOT2_2 (SDA2_2)	Multi-function serial interface ch.2 output pin. This pin operates as SOT2 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA2 when it is used in an I ² C (operation mode 4).	44	-
	SCK2_2 (SCL2_2)	Multi-function serial interface ch.2 clock I/O pin. This pin operates as SCK2 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL2 when it is used in an I ² C (operation mode 4).	45	-



Pin function	Pin name	Function description	Pin No	
			LQFP-64 QFN-64	LQFP-48 QFN-48
Multi- function Serial 3	SIN3_1	Multi-function serial interface ch.3 input pin	2	2
	SOT3_1 (SDA3_1)	Multi-function serial interface ch.3 output pin. This pin operates as SOT3 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA3 when it is used in an I ² C (operation mode 4).	3	3
	SCK3_1 (SCL3_1)	Multi-function serial interface ch.3 clock I/O pin. This pin operates as SCK3 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL3 when it is used in an I ² C (operation mode 4).	4	4
Multi-	SIN4_0	Multi-function serial interface ch.4 input pin	54	-
function Serial 4	SOT4_0 (SDA4_0)	Multi-function serial interface ch.4 output pin. This pin operates as SOT4 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA4 when it is used in an I ² C (operation mode 4).	55	-
	SCK4_0 (SCL4_0)	Multi-function serial interface ch.4 clock I/O pin. This pin operates as SCK4 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL4 when it is used in an I ² C (operation mode 4).	56	-
Multi-	SIN5_0	Multi-function serial interface ch.5 input pin	60	44
function Serial 5	SOT5_0 (SDA5_0)	Multi-function serial interface ch.5 output pin. This pin operates as SOT5 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA5 when it is used in an I ² C (operation mode 4).	59	43
	SCK5_0 (SCL5_0)	Multi-function serial interface ch.5 clock I/O pin. This pin operates as SCK5 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL5 when it is used in an I ² C (operation mode 4).	58	-



Pin function	Pin name	Function description	Pin No	
			LQFP-64 QFN-64	LQFP-48 QFN-48
Multi- function Serial 6	SIN6_1	Multi-function serial interface ch.6 input pin	8	=
	SOT6_1 (SDA6_1)	Multi-function serial interface ch.6 output pin. This pin operates as SOT6 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA6 when it is used in an I ² C (operation mode 4).	7	-
	SCK6_1 (SCL6_1)	Multi-function serial interface ch.6 clock I/O pin. This pin operates as SCK6 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL6 when it is used in an I ² C (operation mode 4).	6	-
Multi-	SIN7_1	Multi-function serial interface ch.7 input pin	27	=
function Serial 7	SOT7_1 (SDA7_1)	Multi-function serial interface ch.7 output pin. This pin operates as SOT7 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA7 when it is used in an I ² C (operation mode 4).	26	ı
	SCK7_1 (SCL7_1)	Multi-function serial interface ch.7 clock I/O pin. This pin operates as SCK7 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL7 when it is used in an I ² C (operation mode 4).	25	-




	Pin name		Pin No	
Pin function		Function description	LQFP-64	LQFP-48
			QFN-64	QFN-48
Multi-	DTTI0X_0	Input signal of waveform generator to control	9	5
function Timer 0	DTTI0X_2	outputs RTO00 to RTO05 of Multi-function timer 0	59	43
	FRCK0_2	16-bit free-run timer ch.0 external clock input pin	35	26
	IC00_0		60	44
	IC00_2	16 hit input conture input pin of	36	27
	IC01_2	16-bit input capture input pin of Multi-function timer 0.	37	28
	IC02_0	ICxx describes a channel number.	35	26
	IC02_2	iCxx describes a channel number.	38	29
	IC03_2		39	30
	RTO00_0 (PPG00_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG00 when it is used in PPG0 output modes.	10	6
	RTO01_0 (PPG00_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG00 when it is used in PPG0 output modes.	11	7
	RTO02_0 (PPG02_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG02 when it is used in PPG0 output modes.	12	8
	RTO03_0 (PPG02_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG02 when it is used in PPG0 output modes.	13	9
	RTO04_0 (PPG04_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG04 when it is used in PPG0 output modes.	14	10
	RTO05_0 (PPG04_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG04 when it is used in PPG0 output modes.	15	11
Real-time	RTCCO_0	0.5 seconds pulse output pin of Real-time	57	42
clock	RTCCO_1	clock	37	28
	RTCCO_2	O TOOK	10	6
	SUBOUT_0		57	42
	SUBOUT_1	Sub clock output pin	37	28
	SUBOUT_2		10	6
Low Power	WKUP0	Deep stand-by mode return signal input pin 0	57	42
Consumption	WKUP1	Deep stand-by mode return signal input pin 1	35	26
Mode	WKUP2	Deep stand-by mode return signal input pin 2	48	36
	WKUP3	Deep stand-by mode return signal input pin 3	60	44




Pin function	Pin name	Function description	Pin No	
			LQFP-64 QFN-64	LQFP-48 QFN-48
Reset	INITX	External Reset Input pin. A reset is valid when INITX = L.	21	17
Mode	MD0	Mode 0 pin. During normal operation, MD0 = L must be input During serial programming to flash memory, MD0 = H must be input.	29	21
	MD1	Mode 1 pin. During normal operation, input is not needed During serial programming to flash memory, MD1 = L must be input.	28	20
Power			1	1
	VCC	Power supply pin	18	14
			33	-
GND			16	12
	VSS	GND pin	32	24
			64	48
Clock	X0	Main clock (oscillation) input pin	30	22
	X0A	Sub clock (oscillation) input pin	19	15
	X1	Main clock (oscillation) I/O pin	31	23
	X1A	Sub clock (oscillation) I/O pin	20	16
	CROUT_1	Built-in High-speed CR-osc clock output port	57	42
ADC	AVCC	A/D converter analog power pin	41	31
Power	AVRH	A/D converter analog reference voltage input pin	42	32
ADC GND	AVSS	A/D converter GND pin	43	33
C pin	C	Power stabilization capacity pin	17	13




■ I/O Circuit Type


















■ Handling Precautions

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Spansion semiconductor devices.

1. Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

• Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

(1) Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.

(2) Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device.

Therefore, avoid this type of connection.

(3) Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- (1) Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- (2) Be sure that abnormal current flows do not occur during the power-on sequence.

Code: DS00-00004-3E



Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Precautions Related to Usage of Devices

Spansion semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Spansion's recommended conditions. For detailed information about mount conditions, contact your sales representative.

Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Spansion recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Spansion recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Spansion ranking of recommended conditions.



Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- (1) Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- (2) Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.

 When you open Dry Package that recommends humidity 40% to 70% relative humidity.
- (3) When necessary, Spansion packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- (4) Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Spansion recommended conditions for baking.

Condition: 125°C/24 h

Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- (1) Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- (2) Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- (3) Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 $M\Omega$). Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
- (4) Ground all fixtures and instruments, or protect with anti-static measures.
- (5) Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.



3. Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

(1) Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.

(2) Discharge of Static Electricity

When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.

(3) Corrosive Gases, Dust, or Oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.

(4) Radiation, Including Cosmic Radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.

(5) Smoke, Flame

CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Spansion products in other special environmental conditions should consult with sales representatives.

Please check the latest handling precautions at the following URL. http://www.spansion.com/fjdocuments/fj/datasheet/e-ds/DS00-00004.pdf



■ Handling Devices

Power supply pins

In products with multiple VCC and VSS pins, respective pins at the same potential are interconnected within the device in order to prevent malfunctions such as latch-up. However, all of these pins should be connected externally to the power supply or ground lines in order to reduce electromagnetic emission levels, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with each Power supply pins and GND pins of this device at low impedance. It is also advisable that a ceramic capacitor of approximately $0.1~\mu F$ be connected as a bypass capacitor between each Power supply pins and GND pins, between AVCC pin and AVSS pin near this device.

Stabilizing power supply voltage

A malfunction may occur when the power supply voltage fluctuates rapidly even though the fluctuation is within the recommended operating conditions of the VCC power supply voltage. As a rule, with voltage stabilization, suppress the voltage fluctuation so that the fluctuation in VCC ripple (peak-to-peak value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the VCC value in the recommended operating conditions, and the transient fluctuation rate does not exceed $0.1~V/\mu s$ when there is a momentary fluctuation on switching the power supply.

Crystal oscillator circuit


Noise near the X0/X1 and X0A/X1A pins may cause the device to malfunction. Design the printed circuit board so that X0/X1, X0A/X1A pins, the crystal oscillator, and the bypass capacitor to ground are located as close to the device as possible.

It is strongly recommended that the PC board artwork be designed such that the X0/X1 and X0A/X1A pins are surrounded by ground plane as this is expected to produce stable operation.

Evaluate oscillation of your using crystal oscillator by your mount board.

Using an external clock

To use the external clock, set general-purpose I/O ports to input the clock to X0/PE2 and X0A/P46 pins.



• Handling when using Multi-function serial pin as I²C pin

If it is using the Multi-function serial pin as I^2C pins, P-ch transistor of digital output is always disable. However, I^2C pins need to keep the electrical characteristic like other pins and not to connect to external I^2C bus system with power OFF.




• C Pin

This series contains the regulator. Be sure to connect a smoothing capacitor (C_s) for the regulator between the C pin and the GND pin. Please use a ceramic capacitor or a capacitor of equivalent frequency characteristics as a smoothing capacitor.

However, some laminated ceramic capacitors have the characteristics of capacitance variation due to thermal fluctuation (F characteristics and Y5V characteristics). Please select the capacitor that meets the specifications in the operating conditions to use by evaluating the temperature characteristics of a capacitor.

A smoothing capacitor of about 4.7uF would be recommended for this series.



• Mode pins (MD0, MD1)

Connect the MD pin (MD0, MD1) directly to VCC or VSS pins. Design the printed circuit board such that the pull-up/down resistance stays low, as well as the distance between the mode pins and VCC pins or VSS pins is as short as possible and the connection impedance is low, when the pins are pulled-up/down such as for switching the pin level and rewriting the Flash memory data. It is because of preventing the device erroneously switching to test mode due to noise.

• Notes on power-on

Turn power on/off in the following order or at the same time. If not using the A/D converter, connect AVCC = VCC and AVSS = VSS.

Turning on : $VCC \rightarrow AVCC \rightarrow AVRH$

Turning off : AVRH \rightarrow AVCC \rightarrow VCC

• Serial Communication

There is a possibility to receive wrong data due to the noise or other causes on the serial communication. Therefore, design a printed circuit board so as to avoid noise.

Consider the case of receiving wrong data due to noise, perform error detection such as by applying a checksum of data at the end. If an error is detected, retransmit the data.


• Differences in features among the products with different memory sizes and between Flash memory products and MASK products

The electric characteristics including power consumption, ESD, latch-up, noise characteristics, and oscillation characteristics among the products with different memory sizes and between Flash memory products and MASK products are different because chip layout and memory structures are different.

If you are switching to use a different product of the same series, please make sure to evaluate the electric characteristics.








■ Memory Size

See • Memory size in ■Product Lineup to confirm the memory size.




■ Memory Map

Memory Map (1)





Memory Map (2)



^{*:} See MB9AAA0N/1A0N/A30N/130N/130L Series Flash Programming Manual to confirm the detail of Flash memory.



Peripheral Address Map

• Peripheral P	ddress Map	1	
Start address	End address	Bus	Peripherals
0x4000_0000	0x4000_0FFF	ALID	Flash I/F register
0x4000_1000	0x4000_FFFF	AHB	Reserved
0x4001_0000	0x4001_0FFF		Clock/Reset Control
0x4001_1000	0x4001_1FFF		Hardware Watchdog timer
0x4001_2000	0x4001_2FFF	APB0	Software Watchdog timer
0x4001_3000	0x4001_4FFF	APDU	Reserved
0x4001_5000	0x4001_5FFF		Reserved
0x4001_6000	0x4001_FFFF		Reserved
0x4002_0000	0x4002_0FFF		Multi-function timer unit0
0x4002_1000	0x4002_1FFF		Reserved
0x4002_2000	0x4002_3FFF		Reserved
0x4002_4000	0x4002_4FFF		PPG
0x4002_5000	0x4002_5FFF	APB1	Base Timer
0x4002_6000	0x4002_6FFF	APDI	Reserved
0x4002_7000	0x4002_7FFF		A/D Converter
0x4002_8000	0x4002_DFFF		Reserved
0x4002_E000	0x4002_EFFF		Built-in CR trimming
0x4002_F000	0x4002_FFFF		Reserved
0x4003_0000	0x4003_0FFF		External Interrupt Controller
0x4003_1000	0x4003_1FFF		Interrupt Source Check Register
0x4003_2000	0x4003_2FFF		Reserved
0x4003_3000	0x4003_3FFF		GPIO
0x4003_4000	0x4003_4FFF		Reserved
0x4003_5000	0x4003_50FF		Low Voltage Detector
0x4003_5100	0x4003_5FFF	APB2	Deep stand-by mode Controller
0x4003_6000	0x4003_6FFF	AI D2	Reserved
0x4003_7000	0x4003_7FFF		Reserved
0x4003_8000	0x4003_8FFF		Multi-function serial Interface
0x4003_9000	0x4003_9FFF		Reserved
0x4003_A000	0x4003_AFFF		Reserved
0x4003_B000	0x4003_BFFF		Real-time clock
0x4003_C000	0x4003_FFFF		Reserved
0x4004_0000	0x4004_FFFF		Reserved
0x4005_0000	0x4005_FFFF		Reserved
0x4006_0000	0x4006_0FFF		Reserved
0x4006_1000	0x4006_1FFF	AHB	Reserved
0x4006_2000	0x4006_2FFF		Reserved
0x4006_3000	0x4006_3FFF	1	Reserved
0x4006_4000	0x41FF_FFFF		Reserved



■ Pin Status in Each CPU State

The terms used for pin status have the following meanings.

• INITX = 0

This is the period when the INITX pin is the L level.

• INITX = 1

This is the period when the INITX pin is the H level.

• SPL = 0

This is the status that standby pin level setting bit (SPL) in standby mode control register (STB_CTL) is set to 0.

• SPL = 1

This is the status that standby pin level setting bit (SPL) in standby mode control register (STB_CTL) is set to 1.

· Input enabled

Indicates that the input function can be used.

• Internal input fixed at 0

This is the status that the input function cannot be used. Internal input is fixed at L.

· Hi-Z

Indicates that the pin drive transistor is disabled and the pin is put in the Hi-Z state.

· Setting disabled

Indicates that the setting is disabled.

· Maintain previous state

Maintains the state that was immediately prior to entering the current mode.

If a built-in peripheral function is operating, the output follows the peripheral function.

If the pin is being used as a port, that output is maintained.

· Analog input is enabled

Indicates that the analog input is enabled.

· Trace output

Indicates that the trace function can be used.

· GPIO selected

In Deep Standby mode, pins switch to the general-purpose I/O port.



• List of Pin Status

_	LIST OF									
us type	Function	Power-on reset or low voltage detection state	INITX input state	Device internal reset state	Run mode or Sleep mode state	RTC m	mode, lode, or lode state	mode or De	ndby RTC eep Standby ode state	Return from Deep Standby mode state
Pin status type	group	Power supply unstable	Power sup	oply stable	Power supply stable	Power sup	oply stable	Power sup	oply stable	Power supply stable
		ı	INITX = 0	INITX = 1	INITX = 1		X = 1	INITX = 1		INITX = 1
		-	-	-	-	SPL = 0	SPL = 1	SPL = 0	SPL = 1	-
	Main crystal oscillator input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
A	External main clock input selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state / When oscillation stop*1, output maintain previous state / Internal input fixed at 0	Hi-Z / Input enabled / When oscillation stop* ¹ , Hi-Z / Internal input fixed at 0	Output maintain previous state / Internal input fixed at 0	Hi-Z / Internal input fixed at 0	GPIO selected
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Output maintain previous state / Internal input fixed at 0	Hi-Z / Internal input fixed at 0	Output maintain previous state / Internal input fixed at 0	Hi-Z / Internal input fixed at 0	Maintain previous state
В	Main crystal oscillator output pin	Hi-Z / Internal input fixed at 0	Hi-Z / Internal input fixed at 0	Hi-Z / Internal input fixed at 0	Maintain previous state / When oscillation stop*¹, Hi-Z output / Internal input fixed at 0	Maintain previous state / When oscillation	Maintain previous state / When oscillation stop*¹, Hi-Z output / Internal input fixed at 0	Maintain previous state / When oscillation stop*¹, Hi-Z output / Internal input fixed at 0	Maintain previous state / When oscillation stop* ¹ , Hi-Z output / Internal input fixed at 0	Maintain previous state / When oscillation stop*1, Hi-Z output / Internal input fixed at "0"
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at 0	Maintain previous state	Hi-Z / Internal input fixed at 0	Maintain previous state
С	INITX input pin	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled



Pin status type	Function group	Power-on reset or low voltage detection state Power supply	INITX input state	Device internal reset state	Run mode or Sleep mode state Power supply	RTC m Stop mo	mode, or ode state	mode or De Stop mo	ndby RTC eep Standby ode state	Return from Deep Standby mode state Power supply
Pin		unstable -	INITX = 0	INITX = 1	stable INITX = 1 INITX = 1		. ,	INITX = 1		stable INITX = 1
		-	-	-	-	SPL = 0	SPL = 1	SPL = 0	SPL = 1	-
D	Mode input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
Е	JTAG selected	Hi-Z	Pull-up / Input enabled	Pull-up / Input enabled	Maintain previous	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	state		Hi-Z / Internal input fixed at 0	state	Hi-Z / Internal input fixed at 0	state
	External interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled			Maintain previous state	GPIO	Hi-Z/	GPIO
F	Resource other than above selected	Hi-Z	Hi-Z / Input	Hi-Z / Input	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed	selected	Internal input fixed at 0	selected
	GPIO selected		enabled	enabled			at 0	Maintain previous state		Maintain previous state
	WKUP enabled	Setting disabled	Setting disabled	Setting disabled			Hi-Z / Internal input fixed at 0	WKUP input enabled	Hi-Z / WKUP input enabled	GPIO selected
G	External interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous	Maintain previous	Maintain previous state	GPIO	Hi-Z /	GPIO
	Resource other than above selected	Hi-Z	Hi-Z / Input	Hi-Z / Input	state	state	Hi-Z / Internal	selected	Internal input fixed at 0	selected
	GPIO selected		enabled	enabled			input fixed at 0	Maintain previous state		Maintain previous state
	Resource selected		Hi-Z /	Hi-Z /	Maintain	Maintain	Hi-Z / Internal	GPIO selected	Hi-Z / Internal	GPIO selected
Н	GPIO selected	Hi-Z	Input enabled	Input enabled	previous state	previous state	input fixed	Maintain previous state	input fixed at 0	Maintain previous state



Pin status type	Function group	Power-on reset or low voltage detection state Power	INITX input state	Device internal reset state	Run mode or Sleep mode state	RTC m Stop mo	mode, ode, or ode state	mode or De Stop mo	ode state	Return from Deep Standby mode state
Pin s		supply unstable	Power sup		supply stable		oply stable		oply stable	supply stable
		-	INITX = 0	INITX = 1	INITX = 1	SPL = 0	X = 1 SPL = 1	INIT:	X = 1 SPL = 1	INITX = 1
	NMIX selected	Setting disabled	Setting disabled	Setting disabled		SI L = 0	Maintain previous state	31 L = 0		GPIO
I	other than above selected	Hi-Z	r		Maintain previous state	Maintain previous state	Hi-Z / Internal	WKUP input enabled	Hi-Z / WKUP input enabled	selected
	GPIO selected		enabled	enabled		и; 7 /	input fixed at 0			Maintain previous state
	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at 0 / Analog input enabled	Hi-Z / Internal input fixed at 0 / Analog input enabled	Hi-Z / Internal input fixed at 0 / Analog input enabled	Hi-Z / Internal input fixed at 0 / Analog input enabled	Hi-Z / Internal input fixed at 0 / Analog input enabled	Hi-Z / Internal input fixed at 0 / Analog input enabled	Hi-Z / Internal input fixed at 0 / Analog input enabled	Hi-Z / Internal input fixed at 0 / Analog input enabled
J	Resource other than above selected GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at 0	GPIO selected Maintain previous state	Hi-Z / Internal input fixed at 0	GPIO selected Maintain previous state
	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at 0 / Analog input enabled	Hi-Z / Internal input fixed at 0 / Analog input enabled	Hi-Z / Internal input fixed at 0 / Analog input enabled	Hi-Z / Internal input fixed at 0 / Analog input enabled	Hi-Z / Internal input fixed at 0 / Analog input enabled	Hi-Z/ Internal input fixed at 0 / Analog input enabled	Hi-Z / Internal input fixed at 0 / Analog input enabled	Hi-Z / Internal input fixed at 0 / Analog input enabled
K	External interrupt enabled selected Resource other than above		Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state Hi-Z/ Internal	GPIO selected	Hi-Z/ Internal input fixed at 0	GPIO selected
	selected GPIO selected						input fixed at 0	Maintain previous state		Maintain previous state



		Power-on								Return
,be		reset or low voltage	INITX input state	Device internal	Run mode or Sleep	RTC m	mode, ode, or	mode or De	ndby RTC ep Standby	from Deep Standby
us ty	Function	detection state		reset state	mode state	Stop mo	de state	Stop mo	de state	mode state
Pin status type	group	Power supply unstable	Power sup	oply stable	Power supply stable	Power sup	oply stable	Power sup	oply stable	Power supply stable
		-	INITX = 0	INITX = 1	INITX = 1	INIT		INIT		INITX = 1
		-	-		-	SPL = 0	SPL = 1	SPL = 0	SPL = 1	
			Hi-Z/	Hi-Z/	Hi-Z/	Hi-Z/	Hi-Z/	Hi-Z/	Hi-Z/	Hi-Z/
			Internal	Internal	Internal	Internal	Internal	Internal	Internal	Internal
	Analog	*** =	input fixed	input fixed	input fixed	input fixed	input fixed	input fixed	input fixed	input fixed
	input	Hi-Z	at 0 /	at 0 /	at 0 /	at 0 /	at 0 /	at 0 /	at 0 /	at 0 /
	selected		Analog	Analog	Analog	Analog	Analog	Analog	Analog	Analog
			input	input	input	input	input	input	input	input
			enabled	enabled	enabled	enabled	enabled	enabled	enabled	enabled
	WIZID						Hi-Z/	WKUP	Hi-Z/	
	WKUP						Internal	input	WKUP	
	enabled						input fixed	enabled	input	
L	F (1						at 0		enabled	
	External						Maintain			CDIO
	interrupt enabled				M-:	M-:	previous			GPIO
		Setting	Setting	Setting	Maintain previous	Maintain previous	state	CDIO		selected
	Resource other than above	disabled	disabled	disabled	state	state		GPIO selected	Hi-Z/	
								selected	Internal	
							Hi-Z/		input fixed	
	selected						Internal		at 0	
	sciccica						input fixed	Maintain		Maintain
	GPIO						at 0	previous		previous
	selected							state		state
	Sub crystal	T .	T .	T .	T .	T .	T .		T .	
	oscillator	Input enabled	Input enabled	Input enabled	Input	Input enabled	Input	Input enabled	Input enabled	Input enabled
	input pin	enabled	enabled	enabled	enabled	enabled	enabled	enabled	enabled	enabled
						Maintain		Maintain		
						previous		previous		Maintain
						state /	Hi-Z / Input	state /	Hi-Z / Input	previous
						When	enabled /	When	enabled /	state /
						oscillation	When	oscillation	When	When
	External sub	Setting	Setting	Setting	Maintain	stop*2,	oscillation	stop*2,	oscillation	Return from
	clock input	disabled	disabled	disabled	previous	output	stop*2,	output	stop*2,	Deep
	selected				state	maintain	Hi-Z/	maintain	Hi-Z/	Stand-by
M						previous	Internal	previous	Internal	STOP mode,
						state /	input fixed	state /	input fixed	GPIO
						Internal	at 0	Internal	at 0	selected
						input fixed		input fixed		
						at 0		at 0		
						Output		Output		
						maintain	Hi-Z/	maintain	Hi-Z/	
	GPIO	Setting	Setting	Setting	Maintain	previous	Internal	previous	Internal	Maintain
	selected	disabled	disabled	disabled	previous	state /	input fixed	state /	input fixed	previous
					state	Internal	at 0	Internal	at 0	state
						input fixed		input fixed		
						at 0		at 0		



us type	Function	Power-on reset or low voltage detection state	INITX input state	Device internal reset state	Run mode or Sleep mode state	Timer mode, RTC mode, or Stop mode state		Deep Sta mode or De Stop mo	Return from Deep Standby mode state		
Pin status type	group	Power supply unstable	Power sup	. ,	Power supply stable		Power supply stable		Power supply stable		
		-	INITX = 0	INITX = 1	INITX = 1	INITX = 1		INIT		INITX = 1	
		-	-	-	-	SPL = 0	SPL = 1	SPL = 0	SPL = 1	-	
						Maintain previous	Maintain previous	Maintain previous	Maintain previous	Maintain previous	
						state /	state /	state /	state /	state /	
	Sub crystal	Hi-Z/	Hi-Z/	Hi-Z/	Maintain	When	When	When	When	When	
	,	Internal	Internal	Internal		oscillation	oscillation	oscillation	oscillation	oscillation	
	oscillator input fixed input	input fixed input fixed	input fixed	input fixed	previous	stops*2,	stops*2,	stops*2,	stops*2,	stops*2,	
	output pin	at 0	at 0	at 0	state	Hi-Z/	Hi-Z/	Hi-Z/	Hi-Z/	Hi-Z/	
N						Internal	Internal	Internal	Internal	Internal	
						input fixed	input fixed	input fixed	input fixed	input fixed	
						at 0	at 0	at 0	at 0	at 0	
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at 0	Maintain previous state	Hi-Z / Internal input fixed at 0	Maintain previous state	
О	GPIO	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at 0	GPIO/ Internal input fixed at 0	Hi-Z / Internal input fixed at 0	Maintain previous state	
	Mode input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	
P	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Input enabled	Maintain previous state	Hi-Z / Input enabled	Maintain previous state	

^{*1:} Oscillation is stopped at Sub run mode, Low-speed CR Run mode, Sub Sleep mode, Low-speed CR Sleep mode, Sub Timer mode, Low-speed CR Timer mode, RTC mode, Stop mode, Deep Standby RTC mode, and Deep Standby Stop mode.

^{*2:} Oscillation is stopped at Stop mode and Deep Standby Stop mode.



■ Electrical Characteristics

1. Absolute Maximum Ratings

Parameter	Symbol	Ra	ting	Unit	Remarks
Parameter	Symbol	Min	Max	Offic	Remarks
Power supply voltage* ^{1,*2}	V_{CC}	V _{SS} - 0.5	$V_{SS} + 6.5$	V	
Analog power supply voltage*1,*3	AV_{CC}	$V_{SS} - 0.5$	$V_{SS} + 6.5$	V	
Analog reference voltage*1,*3	AVRH	$V_{SS} - 0.5$	$V_{SS} + 6.5$	V	
Input voltage*1	$V_{\rm I}$	V _{SS} - 0.5	$V_{CC} + 0.5$ ($\leq 6.5 \text{ V}$)	V	
		$V_{SS} - 0.5$	$V_{SS} + 6.5$	V	5V tolerant
Analog pin input voltage*1	V_{IA}	V _{SS} - 0.5	$AV_{CC} + 0.5$ ($\leq 6.5 \text{ V}$)	V	
Output voltage*1	Vo	V _{SS} - 0.5	$V_{CC} + 0.5$ ($\leq 6.5 \text{ V}$)	V	
L level maximum output current*4	I_{OL}	-	10	mA	
L level average output current*5	I _{OLAV}	-	4	mA	
L level total maximum output current	$\sum I_{OL}$	1	60	mA	
L level total average output current*6	$\sum I_{OLAV}$	-	30	mA	
H level maximum output current*4	I_{OH}	1	-10	mA	
H level average output current*5	I_{OHAV}	1	- 4	mA	
H level total maximum output current	$\sum I_{OH}$	-	-60	mA	
H level total average output current*6	$\sum I_{OHAV}$	-	-30	mA	
Power consumption	P_{D}	=	400	mW	
Storage temperature	T _{STG}	- 55	+ 150	°C	

^{*1:} These parameters are based on the condition that $V_{SS} = AV_{SS} = 0.0 \text{ V}$.

<WARNING>

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

^{*2:} V_{CC} must not drop below V_{SS} - 0.5 V.

^{*3:} Be careful not to exceed V_{CC} + 0.5 V, for example, when the power is turned on.

^{*4:} The maximum output current is defined as the value of the peak current flowing through any one of the corresponding pins.

^{*5:} The average output current is defined as the average current value flowing through any one of the corresponding pins for a 100 ms period.

^{*6:} The total average output current is defined as the average current value flowing through all of corresponding pins for a 100 ms.



2. Recommended Operating Conditions

 $(V_{SS} = AV_{SS} = 0.0V)$

Por	ameter	Symbol	Conditions	Va	lue	Unit	Remarks
Fair	ametei	Symbol	Conditions	Min	Max	Offic	Remarks
Power supply	voltage	V_{CC}	-	1.8	5.5	V	
Analog power	supply voltage	AV_{CC}	-	1.8	5.5	V	$AV_{CC} = V_{CC}$
Analog refere	naa valtaga	AVRH		2.7	AV_{CC}	V	$AV_{CC} \ge 2.7 \text{ V}$
Alialog lefelel	nce voltage	АУКП	=	AV_{CC}	AV_{CC}		$AV_{CC} < 2.7 V$
Smoothing car	nacitor	C_{S}		1	10	μF	For built-in
Sillootilling ca	paction	Cs	-	1	10	μι	Regulator *
	FPT-48P-M49,						
Operating	LCC-48P-M73,						
Temperature	FPT-64P-M38,	T_A	-	- 40	+ 85	°C	
Temperature	FPT-64P-M39,						
	LCC-64P-M24						

^{*:} See •C Pin in ■ Handling Devices for the connection of the smoothing capacitor.

<WARNING>

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.



3. DC Characteristics

(1) Current Rating

 $(V_{CC} = AV_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Symbol	Pin name	(*00-	Va Typ* ³	lue Max* ⁴	Unit	Remarks	
			PLL Run mode	CPU: 20 MHz, Peripheral: 20 MHz, Flash memory 0 Wait, FRWTR.RWT = 00, FSYNDN.SD = 000	20	25	mA	*1, *5
				CPU: 20 MHz, Peripheral: clock stopped, NOP operation	10	15	mA	*1, *5
	I_{CC}		High-speed CR Run mode	CPU/Peripheral: 4 MHz* ² Flash memory 0 Wait FRWTR.RWT = 00 FSYNDN.SD = 000	4.5	5	mA	*1
Power supply		VCC	Sub Run mode	CPU/Peripheral: 32 kHz, Flash memory 0 Wait, FRWTR.RWT = 00, FSYNDN.SD = 000	0.25	0.35	mA	*1, *6
current			Low-speed CR Run mode	CPU/Peripheral: 100 kHz, Flash memory 0 Wait, FRWTR.RWT = 00, FSYNDN.SD = 000	0.3	0.45	mA	*1
			PLL Sleep mode	Peripheral: 20 MHz	9	13	mA	*1, *5
	I_{CCS}		High-speed CR Sleep mode	Peripheral: 4 MHz* ²	2	2.5	mA	*1
	ICCS		Sub Sleep mode	Peripheral: 32 kHz	0.1	0.2	mA	*1, *6
			Low-speed CR Sleep mode	Peripheral: 100 kHz	0.2	0.35	mA	*1

^{*1:} When all ports are fixed.

^{*2:} When setting it to 4 MHz by trimming.

^{*3:} $T_A = +25$ °C, $V_{CC} = 3.3$ V

^{*4:} T_A=+85°C, V_{CC}=5.5 V

^{*5:} When using the crystal oscillator of 4 MHz(Including the current consumption of the oscillation circuit)

^{*6:} When using the crystal oscillator of 32 kHz(Including the current consumption of the oscillation circuit)



Parameter	Symbol	Pin		Conditions	Va	lue	Linit	Remarks
arameter	Cyllibol	name		orialions	Typ*2	Max*3	Offic	Remarks
			Main	$T_A = +25$ °C, When LVD is off	1	3.6	mA	*1, *4
	I_{CCT}		Timer mode	$T_A = +85$ °C, When LVD is off	1.7	3.9	mA	*1, *4
			Sub	$T_A = +25$ °C, When LVD is off	8.5	70	μΑ	*1, *5
			Timer mode	$T_A = +85$ °C, When LVD is off	18	170	μΑ	*1, *5
	I_{CCR}		DTC 1	$T_A = +25$ °C, When LVD is off	1.8	7.5	μΑ	*1, *5
Power		VCC	RTC mode	$T_A = +85$ °C, When LVD is off	7	62	μΑ	*1, *5
supply current			Stop mode	$T_A = +25$ °C, When LVD is off	0.7	7	μΑ	*1
	I_{CCH}		Stop mode	$T_A = +85$ °C, When LVD is off	6	60	μΑ	*1
	T		Deep Standby	$T_A = +25$ °C, When LVD is off	1.6	3	μΑ	*1, *5
	1 _{CCRD}	I _{CCRD}	RTC mode	$T_A = +85$ °C, When LVD is off	3.6	14.5	μΑ	*1, *5
	т		Deep Standby	$T_A = +25$ °C, When LVD is off	0.5	2.5	μΑ	*1
	I_{CCHD}		Stop mode	$T_A = +85$ °C, When LVD is off	2.5	12.5	μΑ	*1

^{*1:} When all ports are fixed.

^{*2:} V_{CC}=3.3 V *3: V_{CC}=5.5 V

^{*4:} When using the crystal oscillator of 4 MHz(Including the current consumption of the oscillation circuit)

^{*5:} When using the crystal oscillator of 32 kHz(Including the current consumption of the oscillation circuit)



• Low Voltage Detection Current

 $(V_{CC} = AV_{CC} = 1.8 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$

Doromotor	Parameter Symbol	Pin	Conditions	Va	lue	Unit	Remarks
Parameter	Symbol	name	Conditions	Typ*	Max	Offic	Remarks
			For occurrence of reset or for				
			occurrence of interrupt in normal	10	20	μΑ	
Low-voltage			mode operation				When not
detection circuit	T	VCC	For occurrence of reset and for				detected
(LVD) power	I_{CCLVD}	VCC	occurrence of interrupt in normal	14	30	μΑ	
supply current			mode operation				
			For occurrence of interrupt in	0.2	2		When not
			low-power mode operation	0.3	2	μΑ	detected

^{*:} When V_{CC}=3.3 V

· Flash Memory Current

 $(V_{CC} = 1.8 \text{ V to } 5.5 \text{ V}, V_{SS} = 0 \text{ V}, T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$

Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks	
rarameter	Cyrribor	name	Conditions	Тур	Max	Offic	Remarks	
Flash memory write/erase current	I _{CCFLASH}	VCC	At Write/Erase	10.8	11.9	mA		

• A/D Converter Current

 $(V_{CC}=AV_{CC}=1.8~V~to~5.5~V,\,V_{SS}=AV_{SS}=0~V,\,T_{A}=$ – $40^{\circ}C~to~+~85^{\circ}C)$

Parameter	Symbol	Pin	Conditions	Val	lue	Unit	Remarks
Parameter	Symbol	name	Conditions	Тур	Max	Offic	Remarks
Power supply current	I_{CCAD}	AVCC	At 1unit operation	1.4	2.5	mA	
Current			At stop	0.1	0.35	μΑ	
Reference power supply current	I_{CCAVRH}	AVRH	At 1unit operation AVRH=5.5 V	0.8	1.5	mA	
			At stop	0.1	0.3	μΑ	



(2) Pin Characteristics

 $(V_{CC} = AV_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$

			$(\mathbf{v}_{CC} = \mathbf{A} \mathbf{v}_{CC} = 1.8)$		Value	1 1 55 - 0 1		
Parameter	Symbol	Pin name	Conditions	Min	Тур	Max	Unit	Remarks
		MD0, MD1, PE0, PE2, PE3, P46, P47, INITX	-	$V_{\rm CC} \times 0.8$	-	V _{CC} + 0.3	V	
H level input voltage (hysteresis input)	V_{IHS}	P21, P22, P23, P50, P51, P52, P80, P81, P82	-	V _{CC} × 0.7	-	V _{SS} + 5.5	V	5V tolerant
		CMOS hysteresis input pins other than the above	-	V _{CC} × 0.7	-	V _{CC} + 0.3	V	
L level input voltage	V	MD0, MD1, PE0, PE2, PE3, P46, P47, INITX	-	V _{ss} - 0.3	-	V _{CC} × 0.2	V	
(hysteresis input)	V_{ILS}	CMOS hysteresis input pins other than the above	-	V _{ss} - 0.3	-	V _{CC} × 0.3	V	
H level output voltage	V _{OH}	Pxx	$V_{CC} \ge 4.5 \text{ V}$ $I_{OH} = -4 \text{ mA}$ $V_{CC} < 4.5 \text{ V}$	V _{CC} - 0.5	-	V _{CC}	V	
L level output voltage	V _{OL}	Pxx	$\begin{split} &I_{OH} = \text{- 1 mA} \\ &V_{CC} \geq 4.5 \text{ V} \\ &I_{OL} = 4 \text{ mA} \\ &V_{CC} < 4.5 \text{ V} \\ &I_{OL} = 2 \text{ mA} \end{split}$	0.5 V _{SS}	-	0.4	V	
Input leak current	$I_{\rm IL}$	-	-	- 5	-	+5	μΑ	
Pull-up resistance value	R_{PU}	Pull-up pin	$V_{CC} \ge 4.5 \text{ V}$ $V_{CC} < 4.5 \text{ V}$	25 40	50 100	100 400	kΩ	
Input capacitance	C_{IN}	Other than VCC, VSS, AVCC, AVSS, AVRH	-	-	5	15	pF	



4. AC Characteristics


(1) Main Clock Input Characteristics

 $(V_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$

Parameter	Symbol	Pin	Conditions	Val	ue	Unit	Remarks
Parameter	Symbol	name	Conditions	Min	Max	Oill	Remarks
			$V_{CC} \ge 2.0 \text{ V}$	4	20	MHz	When crystal oscillator
Input frequency	f_{CH}		$V_{\rm CC}$ < 2.0 V	4	4	MHz	is connected
input frequency	¹CH		$V_{CC} \ge 4.5 \text{ V}$	4	20	MHz	When using external
			$V_{\rm CC}$ < 4.5 V	4	16	MHz	clock
Input clock cycle	t	X0,	$V_{CC} \ge 4.5 \text{ V}$	50	250	ns	When using external
input clock cycle	t _{CYLH}	X1	$V_{\rm CC}$ < 4.5 V	62.5	250	ns	clock
Input clock pulse			Pwh/tcylh,	45	55	%	When using external
width	_		Pwl/tcylh	40	33	/0	clock
Input clock rise	t _{CF} ,		_	_	5	ns	When using external
time and fall time	t_{CR}		_	_	3	113	clock
	f_{CM}	-	-	-	20	MHz	Master clock
	f_{CC}	-	-	-	20	MHz	Base clock (HCLK/FCLK)
Internal operating							
clock*1	f_{CP0}	-	-	-	20	MHz	APB0 bus clock*2
frequency	f_{CP1}	-	-	-	20	MHz	APB1 bus clock* ²
	f_{CP2}	-	-	-	20	MHz	APB2 bus clock*2
	t _{CYCC}	-	-	50	-	ns	Base clock (HCLK/FCLK)
Internal operating clock*1	t _{CYCP0}	-	-	50	-	ns	APB0 bus clock*2
cycle time	t _{CYCP1}	-	-	50	-	ns	APB1 bus clock*2
	t _{CYCP2}	-	-	50	-	ns	APB2 bus clock*2

^{*1:} For more information about each internal operating clock, see Chapter 2-1: Clock in FM3 Family Peripheral Manual.

^{*2:} For about each APB bus which each peripheral is connected to, see ■ Block Diagram in this data sheet.






(2) Sub Clock Input Characteristics

 $(V_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$

				1 . CC		/ 131	,	A	
Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks	
raiailletei	Syllibol	name	Conditions	Min	Тур	Max	Offic	Remarks	
Input frequency	$ m f_{CL}$		-	1	32.768	ı	kHz	When crystal oscillator is connected	
		X0A, X1A	-	32	-	100	kHz	When using external clock	
Input clock cycle	t _{CYLL}	AIA	-	10	-	31.25	μs	When using external clock	
Input clock pulse width	-		Pwh/tcyll, Pwl/tcyll	45	-	55	%	When using external clock	



(3) Built-in CR Oscillation Characteristics

• Built-in High-speed CR

(V $_{CC}$ = 1.8V to 5.5V, V $_{SS}$ = 0V, T_A = -40°C to +85°C)

Doromotor	Cumbal		Conditions		Value	', ' ::::	Lloit	Domorko	
Parameter	Symbol	,	Conditions	Min	Тур	Max	Unit	Remarks	
			$T_A = +25^{\circ}C$	3.92	4	4.08			
		$V_{CC} \ge 2.2 \text{ V}$	$T_{A} = -40^{\circ}\text{C to} + 85^{\circ}\text{C}$	3.8	4	4.2	MHz	When trimming* ¹	
Charl Communication	C	2.2 V	$T_{A} = -40^{\circ}\text{C to} + 85^{\circ}\text{C}$	2.3	ı	7.03		When not trimming	
Clock frequency	f_{CRH}		$T_A = +25^{\circ}C$	3.4	4	4.6			
		V _{CC} < 2.2 V	$T_{A} = -40^{\circ}\text{C to} + 85^{\circ}\text{C}$	3.16	4	4.84	MHz	When trimming* ¹	
		2.2 v	$T_{A} = -40^{\circ}\text{C to} + 85^{\circ}\text{C}$	2.3	-	7.03		When not trimming	
Frequency stabilization time	t_{CRWT}		-	-	-	10	μs	*2	

^{*1:} In the case of using the values in CR trimming area of Flash memory at shipment for frequency trimming.

· Built-in Low-speed CR

 $(V_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

			(, (<u></u>	10 5.5 1,	, 22 ,	71, 1A 10 C to 1 05 C)
Doromotor	Cymbol	Conditions		Value		Unit	Domorko
Parameter	Symbol	Conditions	Min	Тур	Max	Unit	Remarks
Clock frequency	$ m f_{CRL}$	-	50	100	150	kHz	

^{*2:} This is the time to stabilize the frequency of High-speed CR clock after setting trimming value. This period is able to use High-speed CR clock as source clock.



(4-1) Operating Conditions of Main PLL (In the case of using main clock for input of PLL)

 $(V_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}\text{C to } + 85^{\circ}\text{C})$

Doromotor	Symbol	(. ,	Value		Unit	Remarks
Parameter	Symbol	Min	Тур	Max	Offic	Remarks
PLL oscillation stabilization wait time* ¹ (LOCK UP time)	t _{LOCK}	200	-	-	μs	
PLL input clock frequency	f_{PLLI}	4	-	20	MHz	
PLL multiplication rate	-	1	-	5	multiplier	
PLL macro oscillation clock frequency	f_{PLLO}	10	-	20	MHz	
Main PLL clock frequency* ²	f_{CLKPLL}	ı	-	20	MHz	

^{*1:} Time from when the PLL starts operating until the oscillation stabilizes.

(4-2) Operating Conditions of Main PLL (In the case of using built-in High-speed CR clock for input clock of Main PLL)


 $(V_{CC} = 2.2V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$

Dorometer	Cymbol		Value		Unit	Domorko
Parameter	Symbol	Min	Тур	Max	Offic	Remarks
PLL oscillation stabilization wait time* ¹ (LOCK UP time)	t _{LOCK}	200	-	-	μs	
PLL input clock frequency	f_{PLLI}	3.8	4	4.2	MHz	
PLL multiplication rate	-	3	-	4	multiplier	
PLL macro oscillation clock frequency	f_{PLLO}	11.4	-	16.8	MHz	
Main PLL clock frequency* ²	f_{CLKPLL}	ı	-	16.8	MHz	

^{*1:} Time from when the PLL starts operating until the oscillation stabilizes.

Note: Make sure to input to the Main PLL source clock, the High-speed CR clock (CLKHC) that the frequency has been trimmed.

When setting PLL multiple rate, please take the accuracy of the built-in High-speed CR clock into account and prevent the master clock from exceeding the maximum frequency.



^{*2:} For more information about Main PLL clock(CLKPLL), see Chapter 2-1: Clock in FM3 Family Peripheral Manual.

^{*2:} For more information about Main PLL clock(CLKPLL), see Chapter 2-1: Clock in FM3 Family Peripheral Manual.



(5) Reset Input Characteristics


 $(V_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$

Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks
rarameter	Cymbol	name	Conditions	Min	Max	Offic	Remarks
				500	-	ns	
Reset input time	t _{INITX}	INITX	-	1.5	-	ms	When RTC mode or Stop mode
				1.5	-	ms	When Deep Standby mode

(6) Power-on Reset Timing

 $(V_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$

Parameter	Symbol	Pin		Value		Unit	Remarks	
raiametei	Symbol	name	Min	Тур	Max	O III	Remarks	
Power supply rising time	dV/dt		0.1	-	-	V/ms		
Power supply shut down time	t _{OFF}		1	ı	-	ms		
Reset release voltage	V_{DETH}		1.44	1.60	1.76	V	When voltage rises	
Reset detection voltage	V_{DETL}	VCC	1.39	1.55	1.71	V	When voltage drops	
Time until releasing Power-on reset	t _{PRT}		0.46	-	11.4	ms	$dV/dt \geq 0.1 mV/\mu s$	
Reset detection delay time	t _{OFFD}		-	-	0.4	ms	$dV/dt \geq \text{-}0.04 mV/\mu s$	






(7) Base Timer Input Timing

· Timer input timing

$(V_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C}$	$(V_{CC} =$	1.8V to	o 5.5V,	$V_{SS} =$	$0V, T_A =$	= - 40°C to -	- 85°C
---	-------------	---------	---------	------------	-------------	---------------	--------


Doromotor	Cumbal	Din nama	Conditions	Val	ue	Lloit	Domorko
Parameter	Symbol	Pin name	Conditions	Min	Max	Unit	Remarks
Input pulse width	t _{TIWH} , t _{TIWL}	TIOAn/TIOBn (when using as ECK,TIN)	-	2t _{CYCP}	-	ns	



· Trigger input timing

$$(V_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$$

Doromotor	Symbol Pin name		Conditions	Val	ue	Unit	Remarks
Parameter	Symbol	Fill Hallie	Conditions	Min	Max	Offic	Remarks
Input pulse width	$t_{\mathrm{TRGH}},$ t_{TRGL}	TIOAn/TIOBn (when using as TGIN)	-	2t _{CYCP}	-	ns	



Note: t_{CYCP} indicates the APB bus clock cycle time.

About the APB bus number which the Base Timer is connected to, see ■ Block Diagram in this data sheet.



(8) CSIO/UART Timing

• CSIO (SPI = 0, SCINV = 0)

 $(V_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$


Parameter	Symbol	Pin name	Conditions	$V_{CC} < 2$	2.7 V	2.7 \ V _{CC} < 4		V _{CC} ≥ 4	4.5 V	Unit
		Hallie		Min	Max	Min	Max	Min	Max	
Serial clock cycle time	t _{SCYC}	SCKx		$4t_{CYCP}$	-	$4t_{CYCP}$	-	$4t_{CYCP}$	-	ns
$\begin{array}{c} SCK \downarrow \rightarrow SOT \\ delay time \end{array}$	t _{SLOVI}	SCKx, SOTx	Mastan mada	-40	+40	-30	+30	-20	+20	ns
$SIN \rightarrow SCK \uparrow$ setup time	t _{IVSHI}	SCKx, SINx	Master mode	75	-	50	-	30	-	ns
$\begin{array}{c} SCK \uparrow \rightarrow SIN \\ hold time \end{array}$	t _{SHIXI}	SCKx, SINx		0	-	0	-	0	-	ns
Serial clock L pulse width	t _{SLSH}	SCKx		2t _{CYCP} - 10	-	2t _{CYCP} - 10	-	2t _{CYCP} - 10	-	ns
Serial clock H pulse width	t _{SHSL}	SCKx		$t_{CYCP} + 10$	-	$t_{CYCP} + 10$	-	t _{CYCP} + 10	-	ns
$\begin{array}{c} SCK \downarrow \rightarrow SOT \\ delay time \end{array}$	t _{SLOVE}	SCKx, SOTx	Clava mada	ı	75	ı	50	-	30* ¹ 40* ²	ns
$SIN \rightarrow SCK \uparrow$ setup time	t _{IVSHE}	SCKx, SINx	Slave mode	10	-	10	-	10	-	ns
$\begin{array}{c} SCK \uparrow \rightarrow SIN \\ hold time \end{array}$	t _{SHIXE}	SCKx, SINx		20	-	20	-	20	-	ns
SCK falling time	t_{F}	SCKx		-	5	-	5	-	5	ns
SCK rising time	t_R	SCKx		-	5	-	5	-	5	ns


^{*1} When PZR=0.

- The above characteristics apply to clock synchronous mode.
- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which Multi-function serial is connected to, see Block Diagram in this data sheet.
- These characteristics only guarantee the same relocate port number. For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance $C_L = 50$ pF.

^{*2} When PZR=1.









CSIO (SPI = 0, SCINV = 1)

 $(V_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$


Parameter	Symbol	Pin name	Conditions	V _{CC} <	2.7 V	2.7 \ V _{CC} < 4		V _{CC} ≥ 4	4.5 V	Unit
		паше		Min	Max	Min	Max	Min	Max	
Serial clock cycle time	t _{SCYC}	SCKx		$4t_{CYCP}$	-	4t _{CYCP}	1	$4t_{CYCP}$	-	ns
$\begin{array}{c} SCK \uparrow \rightarrow SOT \\ delay time \end{array}$	t _{SHOVI}	SCKx, SOTx	Mastan mada	-40	+40	-30	+30	-20	+20	ns
$SIN \rightarrow SCK \downarrow$ setup time	t _{IVSLI}	SCKx, SINx	Master mode	75	-	50	ı	30	-	ns
$SCK \downarrow \rightarrow SIN$ hold time	t _{SLIXI}	SCKx, SINx		0	-	0	1	0	-	ns
Serial clock L pulse width	t _{SLSH}	SCKx		2t _{CYCP} - 10	-	2t _{CYCP} - 10	ı	2t _{CYCP} - 10	-	ns
Serial clock H pulse width	t _{SHSL}	SCKx		t _{CYCP} + 10	-	t _{CYCP} + 10	ı	t _{CYCP} + 10	-	ns
$\begin{array}{c} SCK \uparrow \rightarrow SOT \\ delay time \end{array}$	t _{SHOVE}	SCKx, SOTx	Slave mode	1	75	-	50	ı	30* ¹ 40* ²	ns
$SIN \rightarrow SCK \downarrow$ setup time	t _{IVSLE}	SCKx, SINx	Slave mode	10	-	10	ı	10	-	ns
$\begin{array}{c} SCK \downarrow \rightarrow SIN \\ hold time \end{array}$	t _{SLIXE}	SCKx, SINx		20	-	20	1	20	-	ns
SCK falling time	t_{F}	SCKx		-	5	-	5	-	5	ns
SCK rising time	t_R	SCKx		-	5	-	5	-	5	ns


^{*1} When PZR=0.

- The above characteristics apply to clock synchronous mode.
- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which Multi-function serial is connected to, see Block Diagram in this data sheet.
- These characteristics only guarantee the same relocate port number. For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance $C_L = 50 \ pF$.

^{*2} When PZR=1.









• CSIO (SPI = 1, SCINV = 0)

 $(V_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$


Parameter	Symbol	Pin name	Conditions	V _{CC} <	2.7 V	2.7 \ V _{CC} < 4	/ ≤ 4.5 V	V _{CC} ≥ 4		Unit
				Min	Max	Min	Max	Min	Max	
Serial clock cycle time	t_{SCYC}	SCKx		$4t_{CYCP}$	-	$4t_{CYCP}$	-	$4t_{CYCP}$	-	ns
$\begin{array}{c} SCK \uparrow \rightarrow SOT \\ delay time \end{array}$	t _{SHOVI}	SCKx, SOTx		-40	+40	-30	+30	-20	+20	ns
$SIN \rightarrow SCK \downarrow$ setup time	t _{IVSLI}	SCKx, SINx	Master mode	75	-	50	-	30	-	ns
$\begin{array}{c} SCK \downarrow \rightarrow SIN \\ hold time \end{array}$	t _{SLIXI}	SCKx, SINx		0	-	0	1	0	1	ns
$SOT \rightarrow SCK \downarrow$ delay time	t _{SOVLI}	SCKx, SOTx		2t _{CYCP} - 30	-	2t _{CYCP} - 30	1	2t _{CYCP} - 30	1	ns
Serial clock L pulse width	t _{SLSH}	SCKx		2t _{CYCP} - 10	-	2t _{CYCP} - 10	1	2t _{CYCP} - 10	1	ns
Serial clock H pulse width	t _{SHSL}	SCKx		t _{CYCP} + 10	-	t _{CYCP} + 10	1	t _{CYCP} + 10	1	ns
$\begin{array}{c} SCK \uparrow \rightarrow SOT \\ delay time \end{array}$	t _{SHOVE}	SCKx, SOTx	Slave mode	ı	75	-	50	ı	30* ¹ 40* ²	ns
$SIN \rightarrow SCK \downarrow$ setup time	t _{IVSLE}	SCKx, SINx	Slave mode	10	-	10	ı	10	ı	ns
$\begin{array}{c} SCK \downarrow \rightarrow SIN \\ hold time \end{array}$	$t_{\rm SLIXE}$	SCKx, SINx		20	-	20	1	20	1	ns
SCK falling time	t_{F}	SCKx		-	5	-	5	-	5	ns
SCK rising time	t_R	SCKx		-	5	-	5	-	5	ns


^{*1} When PZR=0.

- The above characteristics apply to clock synchronous mode.
- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which Multi-function serial is connected to, see Block Diagram in this data sheet.
- These characteristics only guarantee the same relocate port number. For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance $C_L = 50$ pF.

^{*2} When PZR=1.









CSIO(SPI = 1, SCINV = 1)

 $(V_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$


Parameter	Symbol	Pin name	Conditions	V _{CC} <		2.7 \ V _{CC} < 4	4.5 V	V _{CC} ≥ 4		Unit
				Min	Max	Min	Max	Min	Max	
Serial clock cycle time	t _{SCYC}	SCKx		4t _{CYCP}	-	4t _{CYCP}	-	$4t_{CYCP}$	-	ns
$\begin{array}{c} SCK \downarrow \rightarrow SOT \\ delay time \end{array}$	$t_{ m SLOVI}$	SCKx, SOTx		-40	+40	-30	+30	-20	+20	ns
$SIN \rightarrow SCK \uparrow$ setup time	t _{IVSHI}	SCKx, SINx	Master mode	75	-	50	-	30	-	ns
$\begin{array}{c} SCK \uparrow \rightarrow SIN \\ hold time \end{array}$	$t_{ m SHIXI}$	SCKx, SINx		0	-	0	-	0	ı	ns
$SOT \rightarrow SCK \uparrow$ delay time	t _{SOVHI}	SCKx, SOTx		2t _{CYCP} - 30	-	2t _{CYCP} - 30	-	2t _{CYCP} - 30	ı	ns
Serial clock L pulse width	t _{SLSH}	SCKx		2t _{CYCP} - 10	-	2t _{CYCP} - 10	-	2t _{CYCP} - 10	ı	ns
Serial clock H pulse width	t _{SHSL}	SCKx		t _{CYCP} + 10	-	t _{CYCP} + 10	-	$t_{CYCP} + 10$	ı	ns
$\begin{array}{c} SCK \downarrow \rightarrow SOT \\ delay time \end{array}$	t _{SLOVE}	SCKx, SOTx	Slave mode	-	75	-	50	-	30* ¹ 40* ²	ns
$SIN \rightarrow SCK \uparrow$ setup time	t _{IVSHE}	SCKx, SINx	Slave mode	10	-	10	-	10	-	ns
$\begin{array}{c} SCK \uparrow \rightarrow SIN \\ hold time \end{array}$	t _{SHIXE}	SCKx, SINx		20	-	20	-	20	-	ns
SCK falling time	t_{F}	SCKx		-	5	-	5	-	5	ns
SCK rising time	t_R	SCKx		-	5	-	5	-	5	ns


^{*1} When PZR=0.

- The above characteristics apply to clock synchronous mode.
- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which Multi-function serial is connected to, see Block Diagram in this data sheet.
- These characteristics only guarantee the same relocate port number. For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance $C_L = 50$ pF.

^{*2} When PZR=1.








• UART external clock input (EXT = 1)

 $(V_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$

			(, ((1.0 , 10 5.	3° , $135 - 0^{\circ}$, $1A^{\circ}$		C 10 1 05 C)
Parameter	Symbol	Conditions	Va	Unit	Remarks	
Falailletei	Symbol	Conditions	Min	Max	Offic	IXEIIIAIKS
Serial clock L pulse width	t_{SLSH}		$t_{CYCP} + 10$	-	ns	
Serial clock H pulse width	t_{SHSL}	$C_{L} = 50 \text{ pF}$	$t_{CYCP} + 10$	ı	ns	
SCK falling time	t_{F}	$C_L = 30 \text{ pr}$	-	5	ns	
SCK rising time	t_R		-	5	ns	





(9) External Input Timing


 $(V_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$

			('	((1.0) 10 5.5	', '55	01,	$I_A = +0 \cdot C \cdot (0 + 0.5 \cdot C)$					
Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks					
Parameter	Symbol	Fill flaffie	Conditions	Min	Max	S	Remarks					
		ADTG					A/D converter					
		ADIG					trigger input					
		FRCKx	-	$2t_{CYCP}^{*1}$	-	ns	Free-run timer input					
		TRCKX					clock					
Innut mulas width	t_{INH} ,	t _{INH} ,	t _{INH} ,	t _{INH} ,	t _{INH} ,	t_{INH} ,	ICxx					Input capture
Input pulse width	$t_{ m INL}$	DTTIxX	-	$2t_{CYCP}^{*1}$	-	ns	Waveform generator					
		INTxx,	*2	$2t_{CYCP} + 100*^{1}$	-	ns	External interrupt					
		NMIX	*3	500	-	ns	NMI					
		WKUPx	*4	500		200	Deep Standby wake					
		WKUFX	.4	300	_	ns	up					

^{*1:} t_{CYCP} indicates the APB bus clock cycle time.

About the APB bus number which A/D converter, Multi-function Timer, External interrupt, Deep Standby mode Controller is connected to, see ■ Block Diagram in this data sheet.

- *2: When in Run mode, in Sleep mode.
- *3: When in Timer mode, in RTC mode, in Stop mode.
- *4: When in Deep Standby RTC mode, in Deep Standby Stop mode.





(10) I²C Timing

 $(V_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$


Doromotor	Cymbol	Conditions	Standard	-mode	Fast-m	node	l lmit	Domorko
Parameter	Symbol	Conditions	Min	Max	Min	Max	Unit	Remarks
SCL clock frequency	f_{SCL}		0	100	0	400	kHz	
(Repeated) START condition								
hold time	t_{HDSTA}		4.0	-	0.6	-	μs	
$SDA \downarrow \rightarrow SCL \downarrow$								
SCL clock L width	t_{LOW}		4.7	-	1.3	-	μs	
SCL clock H width	t _{HIGH}		4.0	-	0.6	-	μs	
(Repeated) START condition								
setup time	t_{SUSTA}	$C_L = 50 \text{ pF},$	4.7	-	0.6	-	μs	
$SCL \uparrow \rightarrow SDA \downarrow$		R =						
Data hold time	t _{HDDAT}	$(V_{P}/I_{OI})^{*1}$	0	3.45* ²	0	$0.9*^{3}$	μs	
$SCL \downarrow \rightarrow SDA \downarrow \uparrow$	HDDAT	(* p/ ±OL)	0	3.73	U	0.7	μδ	
Data setup time	t _{SUDAT}		250	_	100	_	ns	
$SDA \downarrow \uparrow \rightarrow SCL \uparrow$	SUDAI		230		100		110	
STOP condition setup time	$t_{ m SUSTO}$		4.0	_	0.6	_	μs	
$SCL \uparrow \rightarrow SDA \uparrow$	USUSTO		7.0	_	0.0		μδ	
Bus free time between								
STOP condition and	t_{BUF}		4.7	-	1.3	-	μs	
START condition								
Noise filter	t_{SP}	-	$2 t_{CYCP}^{*4}$	-	$2 t_{CYCP}^{*4}$	-	ns	

- *1: R and C_L represent the pull-up resistor and load capacitance of the SCL and SDA lines, respectively. V_P indicates the power supply voltage of the pull-up resistor and I_{OL} indicates V_{OL} guaranteed current.
- *2: The maximum t_{HDDAT} must satisfy that it does not extend at least L period (t_{LOW}) of device's SCL signal.
- *3: A Fast-mode I^2C bus device can be used on a Standard-mode I^2C bus system as long as the device satisfies the requirement of $t_{SUDAT} \ge 250$ ns.
- *4: t_{CYCP} is the APB bus clock cycle time.

About the APB bus number which I^2C is connected to, see \blacksquare Block Diagram in this data sheet.

To use Standard-mode, set the APB bus clock at 2 MHz or more.

To use Fast-mode, set the APB bus clock at 8 MHz or more.






(11) JTAG Timing

 $(V_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$

Doromotor	Cumphal	Din nome	Conditions	Val	ue	I lmit	Damarka
Parameter	Symbol	Pin name	Conditions	Min	Max	Unit	Remarks
TMS,TDI setup	+	TCK,	$V_{CC} \ge 4.5 \text{ V}$	15		ne	
time	t _{JTAGS}	TMS,TDI	$V_{\rm CC}$ < 4.5 V	13	ı	ns	
TMS,TDI hold	+	TCK,	$V_{CC} \ge 4.5 \text{ V}$	15		ne	
time	t _{JTAGH}	TMS,TDI	V_{CC} < 4.5 V	13	-	ns	
		TCK,	$V_{CC} \ge 4.5 \text{ V}$	-	30		
TDO delay time	$t_{ m JTAGD}$	TDO	$2.7 \text{ V} \le V_{CC} < 4.5 \text{ V}$	-	45	ns	
		120	$V_{\rm CC}$ < 2.7 V	-	60		

Note: When the external load capacitance $C_L = 50$ pF.





5. 12-bit A/D Converter

Electrical characteristics for the A/D converter

 $(V_{CC} = AV_{CC} = 1.8V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$

Doromotor	Cymbol	Pin		Value	, 55 55		Demorks
Parameter	Symbol	name	Min	Тур	Max	Unit	Remarks
Resolution	-	-	-	-	12	bit	
Luta and Naulin anita	INII		-	-	± 3.0	LSB	$AV_{CC} \ge 2.7 \text{ V}$
Integral Nonlinearity	INL	ı	-	-	± 5.0	LSB	$AV_{CC} < 2.7 \text{ V}$
Differential Nonlinearity	DNL		-	-	± 1.9	LSB	$AV_{CC} \ge 2.7 \text{ V}$
Differential Nonlinearity	DNL	ı	-	-	± 2.9	LSB	$AV_{CC} < 2.7 \text{ V}$
Zero transition voltage	V_{ZT}	ANxx	-	-	± 20	mV	
Full-scale transition voltage	V_{FST}	ANxx	-	-	$AVRH \pm 20$	mV	
Conversion time*1			1.0			116	$AV_{CC} \ge 2.7 \text{ V}$
Conversion time	-	-	4.0	-	_	μs	$AV_{CC} < 2.7 \text{ V}$
Sampling time* ²	f-		0.3		10	116	$AV_{CC} \ge 2.7 \text{ V}$
Sampling time	t_{S}	-	1.2	-	10	μs	$AV_{CC} < 2.7 \text{ V}$
Compare clock cycle* ³	t	_	50		1000	ns	$AV_{CC} \ge 2.7 \text{ V}$
•	t _{CCK}	_	200		1000	113	$AV_{CC} < 2.7 \text{ V}$
Period of operation enable	t _{STT}	-	-	-	1	μs	
state transitions						•	
Analog input capacity	C_{AIN}	-	-	-	15	pF	
					0.9		$AV_{CC} \ge 4.5 \text{ V}$
Analog input resistor	R_{AIN}	-	-	-	1.6	kΩ	$2.7 \text{ V} \le \text{AV}_{CC} < 4.5 \text{ V}$
					4.0		$AV_{CC} < 2.7 \text{ V}$
Interchannel disparity	-	-	-	-	4	LSB	
Analog port input leak	_	ANxx	_	_	0.3	μΑ	
current		IIIIAA			0.5	μι	
Analog input voltage	-	ANxx	AV_{SS}	-	AVRH	V	
Reference voltage		AVRH	2.7		AV_{CC}	V	$AV_{CC} \ge 2.7 \text{ V}$
Reference voltage	-	AVINII	AV_{CC}		AVCC	V	$AV_{CC} < 2.7 \text{ V}$

^{*1:} The conversion time is the value of sampling time (t_S) + compare time (t_C) .

The condition of the minimum conversion time is the following.

 $AV_{CC} \ge 2.7 \text{ V}$, HCLK=20 MHz sampling time: 0.3 μ s, compare time: 0.7 μ s

 AV_{CC} < 2.7 V, HCLK=20 MHz sampling time: 1.2 μ s, compare time: 2.8 μ s

Ensure that it satisfies the value of the sampling time (t_S) and compare clock cycle (t_{CCK}).

For setting*⁴ of the sampling time and compare clock cycle, see Chapter 1-1: A/D Converter in FM3 Family Peripheral Manual Analog Macro Part.

The register settings of the A/D Converter are reflected in the operation according to the APB bus clock timing.

For the number of the APB bus to which the A/D Converter is connected, see ■Block Diagram.


The Base clock (HCLK) is used to generate the sampling time and the compare clock cycle.

Ensure to set the sampling time to satisfy (Equation 1).

^{*2:} A necessary sampling time changes by external impedance.

^{*3:} The compare time (t_C) is the value of (Equation 2).





(Equation 1)
$$t_S \ge (R_{AIN} + R_{EXT}) \times C_{AIN} \times 9$$

t_S: Sampling time

 $R_{AIN}{:}~$ Input resistor of A/D = 0.9 k Ω at 4.5 V \leq AV $_{CC} \leq$ 5.5 V

Input resistor of A/D = 1.6 k Ω at 2.7 V \leq AV $_{CC}$ < 4.5 V Input resistor of A/D = 4.0 k Ω at 1.8 V \leq AV $_{CC}$ < 2.7 V

 $C_{AIN}{:}~~$ Input capacity of A/D = 15 pF at 1.8 V \leq AV $_{CC}$ \leq 5.5 V

 R_{EXT} : Output impedance of external circuit

(Equation 2) $t_C = t_{CCK} \times 14$

 t_C : Compare time

t_{CCK}: Compare clock cycle



· Definition of 12-bit A/D Converter Terms

Resolution: Analog variation that is recognized by an A/D converter.
 Integral Nonlinearity: Deviation of the line between the zero-transition point


(0b00000000000000000000000000000001) and the full-scale transition point

 $(0b1111111111110 \leftarrow \rightarrow 0b111111111111)$ from the actual conversion

characteristics.

• Differential Nonlinearity: Deviation from the ideal value of the input voltage that is required to change

the output code by 1 LSB.



Integral Nonlinearity of digital output N =
$$\frac{V_{NT} - \{1LSB \times (N-1) + V_{ZT}\}}{1LSB}$$
 [LSB]

Differential Nonlinearity of digital output N =
$$\frac{V_{(N+1)T} - V_{NT}}{1LSB}$$
 - 1 [LSB]

$$1LSB = \frac{V_{FST} - V_{ZT}}{4094}$$

N: A/D converter digital output value.

 $\begin{array}{lll} V_{ZT}; & \mbox{Voltage at which the digital output changes from } 0x000 \mbox{ to } 0x001. \\ V_{FST}; & \mbox{Voltage at which the digital output changes from } 0xFFE \mbox{ to } 0xFFF. \\ V_{NT}; & \mbox{Voltage at which the digital output changes from } 0x(N-1) \mbox{ to } 0xN. \\ \end{array}$



6. Low-Voltage Detection Characteristics

(1) Low-Voltage Detection Reset

 $(T_A = -40^{\circ}C \text{ to} + 85^{\circ}C)$

Parameter	Symbol	Conditions		Value		Unit	Remarks
Farameter	Symbol	Conditions	Min	Тур	Max	Offic	Remarks
Detected voltage	$V_{\rm DLR}$	SVHR = 0001	1.43	1.53	1.63	V	When voltage drops
Released voltage	V_{DHR}	2 AUK - 0001	1.53	1.63	1.73	V	When voltage rises
Detected voltage	$V_{\rm DLR}$	SVHR = 0100	1.80	1.93	2.06	V	When voltage drops
Released voltage	V_{DHR}	3 V HK = 0100	1.90	2.03	2.16	V	When voltage rises
LVD stabilization wait time	t _{LVDRW}	-	ı	ı	633 × t _{CYCP} *	μs	
Detection delay time	t_{LVDRD}	$dV/dt \ge -4mV/\mu s$	-	-	60	μs	

^{*:} t_{CYCP} indicates the APB2 bus clock cycle time.



(2) Interrupt of Low-voltage Detection

· Normal mode

 $(T_A = -40^{\circ}C \text{ to} + 85^{\circ}C)$

Danier dan Ormakal		Conditions Value			1.1	(1 _A = 40 C to + 65 C)		
Parameter	Symbol	Conditions	Min	Тур	Max	Unit	Remarks	
Detected voltage	V_{DLI}	CVIII 0000	1.87	2.00	2.13	V	When voltage drops	
Released voltage	V_{DHI}	SVHI = 0000	1.97	2.10	2.23	V	When voltage rises	
Detected voltage	V_{DLI}	CV/III 0001	1.96	2.10	2.24	V	When voltage drops	
Released voltage	V_{DHI}	SVHI = 0001	2.06	2.20	2.34	V	When voltage rises	
Detected voltage	V_{DLI}	CVIII 0010	2.05	2.20	2.35	V	When voltage drops	
Released voltage	V_{DHI}	SVHI = 0010	2.15	2.30	2.45	V	When voltage rises	
Detected voltage	V_{DLI}	CVIII 0011	2.15	2.30	2.45	V	When voltage drops	
Released voltage	V_{DHI}	SVHI = 0011	2.25	2.40	2.55	V	When voltage rises	
Detected voltage	V_{DLI}	CVIII 0100	2.24	2.40	2.56	V	When voltage drops	
Released voltage	$V_{ m DHI}$	SVHI = 0100	2.34	2.50	2.66	V	When voltage rises	
Detected voltage	V_{DLI}	SVHI = 0101	2.33	2.50	2.67	V	When voltage drops	
Released voltage	V_{DHI}	SVHI = 0101	2.43	2.60	2.77	V	When voltage rises	
Detected voltage	V_{DLI}	SVHI = 0110	2.43	2.60	2.77	V	When voltage drops	
Released voltage	V_{DHI}	3 VHI = 0110	2.53	2.70	2.87	V	When voltage rises	
Detected voltage	V_{DLI}	SVHI = 0111	2.61	2.80	2.99	V	When voltage drops	
Released voltage	V_{DHI}	3 V HI = 0111	2.71	2.90	3.09	V	When voltage rises	
Detected voltage	V_{DLI}	SVHI = 1000	2.80	3.00	3.20	V	When voltage drops	
Released voltage	V_{DHI}	3 VIII – 1000	2.90	3.10	3.30	V	When voltage rises	
Detected voltage	V_{DLI}	SVHI = 1001	2.99	3.20	3.41	V	When voltage drops	
Released voltage	V_{DHI}	3 VIII = 1001	3.09	3.30	3.51	V	When voltage rises	
Detected voltage	V_{DLI}	SVHI = 1010	3.36	3.60	3.84	V	When voltage drops	
Released voltage	V_{DHI}	3 VIII = 1010	3.46	3.70	3.94	V	When voltage rises	
Detected voltage	V_{DLI}	SVHI = 1011	3.45	3.70	3.95	V	When voltage drops	
Released voltage	$V_{ m DHI}$	3 VIII = 1011	3.55	3.80	4.05	V	When voltage rises	
Detected voltage	V_{DLI}	SVHI = 1100	3.73	4.00	4.27	V	When voltage drops	
Released voltage	V_{DHI}	3 VIII = 1100	3.83	4.10	4.37	V	When voltage rises	
Detected voltage	V_{DLI}	SVHI = 1101	3.83	4.10	4.37	V	When voltage drops	
Released voltage	$V_{ m DHI}$	3 VIII = 1101	3.93	4.20	4.47	V	When voltage rises	
Detected voltage	V_{DLI}	SVHI = 1110	3.92	4.20	4.48	V	When voltage drops	
Released voltage	V_{DHI}	3 VIII = 1110	4.02	4.30	4.58	V	When voltage rises	
LVD stabilization					633 ×			
wait time	t_{LVDIW}	-	-	-	t _{CYCP} *	μs		
Detection delay	t_{LVDID}	$dV/dt \ge$	-	-	60	μs		
time		-4mV/μs			-	F-~		

^{*:} t_{CYCP} indicates the APB2 bus clock cycle time.



• Low power mode

 $(T_A = -40^{\circ}C \text{ to} + 85^{\circ}C)$

		6 IIII	Value			$(1_A = -40 \text{ C to} + 83 \text{ C})$	
Parameter	Symbol	Conditions	Min	Тур	Max	Unit	Remarks
Detected voltage	$V_{ m DLIL}$	CAMIN OOOO	1.80	2.00	2.20	V	When voltage drops
Released voltage	V_{DHIL}	SVHI = 0000	1.90	2.10	2.30	V	When voltage rises
Detected voltage	V_{DLIL}	CVIII 0001	1.89	2.10	2.31	V	When voltage drops
Released voltage	V_{DHIL}	SVHI = 0001	1.99	2.20	2.41	V	When voltage rises
Detected voltage	V_{DLIL}	GVIII 0010	1.98	2.20	2.42	V	When voltage drops
Released voltage	V_{DHIL}	SVHI = 0010	2.08	2.30	2.52	V	When voltage rises
Detected voltage	V_{DLIL}	CVIII 0011	2.07	2.30	2.53	V	When voltage drops
Released voltage	V_{DHIL}	SVHI = 0011	2.17	2.40	2.63	V	When voltage rises
Detected voltage	V_{DLIL}	GVIII 0100	2.16	2.40	2.64	V	When voltage drops
Released voltage	V_{DHIL}	SVHI = 0100	2.26	2.50	2.74	V	When voltage rises
Detected voltage	V_{DLIL}	CVIII 0101	2.25	2.50	2.75	V	When voltage drops
Released voltage	V_{DHIL}	SVHI = 0101	2.35	2.60	2.85	V	When voltage rises
Detected voltage	V_{DLIL}	CVIII 0110	2.34	2.60	2.86	V	When voltage drops
Released voltage	V_{DHIL}	SVHI = 0110	2.44	2.70	2.96	V	When voltage rises
Detected voltage	V_{DLIL}	CVIII 0111	2.52	2.80	3.08	V	When voltage drops
Released voltage	V_{DHIL}	SVHI = 0111	2.62	2.90	3.18	V	When voltage rises
Detected voltage	V _{DLIL}	CLUII 1000	2.70	3.00	3.30	V	When voltage drops
Released voltage	V_{DHIL}	SVHI = 1000	2.80	3.10	3.40	V	When voltage rises
Detected voltage	V_{DLIL}	SVHI = 1001	2.88	3.20	3.52	V	When voltage drops
Released voltage	V_{DHIL}	SVH1 = 1001	2.98	3.30	3.62	V	When voltage rises
Detected voltage	V_{DLIL}	SVHI = 1010	3.24	3.60	3.96	V	When voltage drops
Released voltage	V_{DHIL}	SVHI = 1010	3.34	3.70	4.06	V	When voltage rises
Detected voltage	V_{DLIL}	CVIII — 1011	3.33	3.70	4.07	V	When voltage drops
Released voltage	V_{DHIL}	SVHI = 1011	3.43	3.80	4.17	V	When voltage rises
Detected voltage	V_{DLIL}	SVHI = 1100	3.60	4.00	4.40	V	When voltage drops
Released voltage	V_{DHIL}	3 VIII - 1100	3.70	4.10	4.50	V	When voltage rises
Detected voltage	V_{DLIL}	SVHI = 1101	3.69	4.10	4.51	V	When voltage drops
Released voltage	V_{DHIL}	3 VIII – 1101	3.79	4.20	4.61	V	When voltage rises
Detected voltage	V_{DLIL}	SVHI = 1110	3.78	4.20	4.62	V	When voltage drops
Released voltage	V_{DHIL}	SVIII – 1110	3.88	4.30	4.72	V	When voltage rises
LVD stabilization			80	8039 ×			
wait time	t_{LVDILW}		t _{CYCP} *	μs			
Detection delay time	t _{LVDILD}	$dV/dt \ge$ $-0.4 mV/\mu s$	-	-	800	μs	_

^{*:} t_{CYCP} indicates the APB2 bus clock cycle time.



7. Flash Memory Write/Erase Characteristics

(1) Write / Erase time

 $(V_{CC} = 2.0V \text{ to } 5.5V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter		Va	lue	Unit	Pomarke
		Typ*	Max*	Ullit	Remarks
Sector erase	Large Sector	1.6	7.5	G	Includes write time prior to internal
time	Small Sector	0.4	2.1	S	erase
,	Half word (16-bit)		400	400 μs Not including system-level ove	
write time		25	100	μι	time.
Chip erase time		4	19.2	s	Includes write time prior to internal
		+	19.2	8	erase

^{*:} The typical value is immediately after shipment, the maximam value is guarantee value under 100,000 cycle of erase/write.

(2) Write cycles and data hold time

Erase/write cycles (cycle)	Data hold time (year)	Remarks
1,000	20*	
10,000	10*	
100,000	5*	

^{*:} At average + 85°C



8. Return Time from Low-Power Consumption Mode

(1) Return Factor: Interrupt/WKUP

The return time from Low-Power consumption mode is indicated as follows. It is from receiving the return factor to starting the program operation.


· Return Count Time

 $(V_{CC} = 1.65V \text{ to } 3.6V, V_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$

Doromotor	Symbol	, , , , , ,	lue	Unit	Remarks
Parameter	Symbol	Symbol Typ		Unit	Remarks
Sleep mode		t_{CY}	'CC	μs	
High-speed CR Timer mode, Main Timer mode, PLL Timer mode		40	80	μs	
Low-speed CR Timer mode	t _{ICNT}	630	1260	μs	
Sub Timer mode		630	1260	μs	
RTC mode, Stop mode		1083	2100	μs	
Deep Standby RTC mode Deep Standby Stop mode		1099	2127	μs	


^{*:} The maximum value depends on the accuracy of built-in CR.

Operation example of return from Low-Power consumption mode (by external interrupt*)



^{*:} External interrupt is set to detecting fall edge.





*: Internal resource interrupt is not included in return factor by the kind of Low-Power consumption mode.

- Notes: The return factor is different in each Low-Power consumption modes. See Chapter 6: Low Power Consumption Mode and Operations of Standby Modes in FM3 Family Peripheral Manual.
 - When interrupt recoveries, the operation mode that CPU recoveries depend on the state before the Low-Power consumption mode transition. See Chapter 6: Low Power Consumption Mode in FM3 Family Peripheral Manual.



(2) Return Factor: Reset

The return time from Low-Power consumption mode is indicated as follows. It is from releasing reset to starting the program operation.


· Return Count Time

 $(V_{CC} = 1.65V \text{ to } 3.6V, V_{SS} = 0V, T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$


Doromotor	Cumbal	Val	lue	Unit	Remarks
Parameter	Symbol	Тур	Max*	Unit	
Sleep mode		359	647	μs	
High-speed CR Timer mode,					
Main Timer mode,		359	647	μs	
PLL Timer mode					
Low-speed CR Timer mode	_ t _{RCNT}	929	1787	μs	
Sub Timer mode		929	1787	μs	
RTC/Stop mode		1099	2127	μs	
Deep Standby RTC mode Deep Standby Stop mode		1099	2127	μs	

^{*:} The maximum value depends on the accuracy of built-in CR.

• Operation example of return from Low-Power consumption mode (by INITX)







*: Internal resource reset is not included in return factor by the kind of Low-Power consumption mode.

Notes

- The return factor is different in each Low-Power consumption modes.
 See Chapter 6: Low Power Consumption Mode and Operations of Standby Modes in FM3 Family Peripheral Manual.
 - When interrupt recoveries, the operation mode that CPU recoveries depend on the state before the Low-Power consumption mode transition. See Chapter 6: Low Power Consumption Mode in FM3 Family Peripheral Manual.
 - The time during the power-on reset/low-voltage detection reset is excluded. See (6) Power-on Reset Timing in 4. AC Characteristics in ■Electrical Characteristics for the detail on the time during the power-on reset/low-voltage detection reset.
 - When in recovery from reset, CPU changes to the High-speed CR Run mode. When using the
 main clock or the PLL clock, it is necessary to add the main clock oscillation stabilization wait
 time or the Main PLL clock stabilization wait time.
 - The internal resource reset means the watchdog reset and the CSV reset.





■ Ordering Information

Part number	On-chip Flash memory	On-chip SRAM	Package	Packing
MB9AF131KBPMC-G-SNE2	64 Kbyte	8 Kbyte	Plastic • LQFP	
MB9AF132KBPMC-G-SNE2	128 Kbyte	8 Kbyte	(0.5mm pitch), 48-pin (FPT-48P-M49)	
MB9AF131KBQN-G-AVE2	64 Kbyte	8 Kbyte	Plastic • QFN	
MB9AF132KBQN-G-AVE2	128 Kbyte	8 Kbyte	(0.5mm pitch), 48-pin (LCC-48P-M73)	Tray
MB9AF131LBPMC1-G-SNE2	64 Kbyte	8 Kbyte	Plastic • LQFP	
MB9AF132LBPMC1-G-SNE2	128 Kbyte	8 Kbyte	(0.5mm pitch), 64-pin (FPT-64P-M38)	
MB9AF131LBPMC-G-SNE2	64 Kbyte	8 Kbyte	Plastic • LQFP	
MB9AF132LBPMC-G-SNE2	128 Kbyte	8 Kbyte	(0.65mm pitch), 64-pin (FPT-64P-M39)	
MB9AF131LBQN-G-AVE2	64 Kbyte	8 Kbyte	Plastic • QFN	
MB9AF132LBQN-G-AVE2	128 Kbyte	8 Kbyte	(0.5mm pitch), 64-pin (LCC-64P-M24)	





■ Package Dimensions






























64-pin plastic QFN	Lead pitch	0.50 mm
	Package width × package length	9.00 mm × 9.00 mm
	Sealing method	Plastic mold
and a special	Mounting height	0.90 mm MAX
anadarana manadarana manadarana manadarana manadarana manadarana manadarana manadarana manadarana manadarana m	Weight	-
and more		
(LCC-64P-M24)		





■ Major Changes

Page	Section	Change Results					
Revision 1.0							
-	-	Initial release					
Revision 2	2.0						
2	■Features On-chip Memories	Changed the description of on-chip SRAM					
33	■Handling Devices	Added "· Stabilizing power supply voltage"					
33	■Handling Devices • Crystal oscillator circuit	Added the following description "Evaluate oscillation of your using crystal oscillator by your mount board."					
37	■Memory Map · Memory map(2)	Added the summary of Flash memory sector					
47 - 49	■Electrical Characteristics 3. DC Characteristics (1) Current rating	Changed the table format Added Timer mode current Added Flash Memory Current Moved A/D Converter Current					
53	 Electrical Characteristics 4. AC Characteristics (4-1) Operating Conditions of Main PLL (4-2) Operating Conditions of Main PLL 	· Added the figure of Main PLL connection					
54	■Electrical Characteristics 4. AC Characteristics (6) Power-on Reset Timing	Changed the figure of timing Changed from Reset release delay time(t _{OND}) to Time until releasing Power-on reset(t _{PRT})					
56 - 63	■Electrical Characteristics 4. AC Characteristics (8) CSIO/UART Timing	Modified from UART Timing to CSIO/UART Timing Changed from Internal shift clock operation to Master mode Changed from External shift clock operation to Slave mode					
67	■Electrical Characteristics 5. 12bit A/D Converter	$ \begin{array}{l} \cdot \text{Added the typical value of Integral Nonlinearity, Differential Nonlinearity,} \\ \text{Zero transition voltage and Full-scale transition voltage} \\ \cdot \text{Added Conversion time at AV}_{CC} < 2.7 \text{ V} \end{array} $					
70	■Electrical Characteristics 7. Low-voltage Detection Characteristics	Deleted the figure					
73	■Electrical Characteristics 8. Flash Memory Write/Erase Characteristics	Change to the erase time of include write time prior to internal erase					
74 - 77	■Electrical Characteristics 9. Return Time from Low-Power Consumption Mode	Added Return Time from Low-Power Consumption Mode					
78	■Ordering Information	Changed notation of part number					





Colophon

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for any use that includes fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for any use where chance of failure is intolerable (i.e., submersible repeater and artificial satellite). Please note that Spansion will not be liable to you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the US Export Administration Regulations or the applicable laws of any other country, the prior authorization by the respective government entity will be required for export of those products.

Trademarks and Notice

The contents of this document are subject to change without notice. This document may contain information on a Spansion product under development by Spansion. Spansion reserves the right to change or discontinue work on any product without notice. The information in this document is provided as is without warranty or guarantee of any kind as to its accuracy, completeness, operability, fitness for particular purpose, merchantability, non-infringement of third-party rights, or any other warranty, express, implied, or statutory. Spansion assumes no liability for any damages of any kind arising out of the use of the information in this document.

Copyright © 2014-2015 Cypress All rights reserved. Spansion®, the Spansion logo, MirrorBit®, MirrorBit® EclipseTM, ORNANDTM, Easy DesignSimTM, TraveoTM and combinations thereof, are trademarks and registered trademarks of Spansion LLC in the United States and other countries. Other names used are for informational purposes only and may be trademarks of their respective owners.