

4 M-WORD BY 64-BIT SYNCHRONOUS DRAM MODULE

UNBUFFERED TYPE

Description

The MC-454AD646 is a 4,194,304 words by 64 bits synchronous dynamic RAM module on which 16 pieces of 16 M SDRAM : μ PD4516821A (Revision B) are assembled.

This module provides high density and large quantities of memory in a small space without utilizing the surface-mounting technology on the printed circuit board.

Decoupling capacitors are mounted on power supply line for noise reduction.

Features

- 4,194,304 words by 64 bits organization
- Clock frequency and Clock access time

Family	/CAS latency	Clock frequency (MAX.)	Clock access time (MAX.)	Power consumption (MAX.)	
				Active	Standby
MC-454AD646-A80	CL = 3	125 MHz	6 ns	4,262 mW	115.2 mW (CMOS level input)
	CL = 2	100 MHz	6 ns	3,830 mW	
MC-454AD646-A10	CL = 3	100 MHz	6 ns	4,118 mW	
	CL = 2	77 MHz	8 ns	3,830 mW	

- Fully Synchronous Dynamic RAM, with all signals referenced to a positive clock edge
- Pulsed interface
- Possible to assert random column address in every cycle
- Dual internal banks controlled by BA0 (Bank Select)
- Programmable burst-length : 1, 2, 4, 8 and Full Page
- Programmable wrap sequence (Sequential / Interleave)
- Programmable /CAS latency (2, 3)
- Automatic precharge and controlled precharge
- CBR (Auto) refresh and self refresh
- All I/Os have $10\ \Omega \pm 10\%$ of series resistor
- Single $3.3\text{ V} \pm 0.3\text{ V}$ power supply
- LVTTTL compatible
- 2,048 refresh cycles/32 ms
- Burst termination by Burst Stop command and Precharge command
- 168-pin dual in-line memory module (Pin pitch = 1.27 mm)
- Unbuffered type
- Serial PD

The information in this document is subject to change without notice.


Ordering Information

Part number	Clock frequency MHz (MAX.)	Package	Mounted devices
MC-454AD646F-A80	125 MHz	168-pin Dual In-line Memory Module (Socket Type)	16 pieces of μ PD4516821AG5(Revision B) (400 mil TSOP (II))
MC-454AD646F-A10	100 MHz	Edge connector : Gold plated 31.75 mm (1.25 inch) height	[Double side]

Pin Configuration

168-pin Dual In-line Memory Module Socket Type (Edge connector: Gold plated)


[MC-454AD646F]



/xxx indicates active low signal.

A0 - A10 : Address Inputs
 [Row : A0 - A10, Column : A0 - A8]
 BA0 (A11) : SDRAM Bank Select
 DQ0 - DQ63 : Data Inputs/Outputs
 CLK0 - CLK3 : Clock Input
 CKE0, CKE1 : Clock Enable Input
 /CS0 - /CS3 : Chip Select Input
 /RAS : Row Address Strobe
 /CAS : Column Address Strobe
 /WE : Write Enable
 DQMB0 - DQMB7 : DQ Mask Enable
 SA0 - SA2 : Address Input for EEPROM
 SDA : Serial Data I/O for PD
 SCL : Clock Input for PD
 Vcc : Power Supply
 Vss : Ground
 NC : No Connection

Block Diagram



Remarks 1. The value of all resistors is 10 Ω except CKE1 and WP.

2. D0 - D15 : μ PD4516821A (1M words $\times$ 8 bits $\times$ 2 banks)

Electrical Specifications

- All voltages are referenced to GND.
- After power up, wait more than 100 μ s and then, execute power on sequence and auto refresh before proper device operation is achieved.

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on power supply pin relative to GND	V _{CC}		−1.0 to +4.6	V
Voltage on input pin relative to GND	V _I		−1.0 to +4.6	V
Short circuit output current	I _O		50	mA
Power dissipation	P _D		16	W
Operating ambient temperature	T _A		0 to +70	°C
Storage temperature	T _{stg}		−55 to +125	°C

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	V _{CC}		3.0	3.3	3.6	V
High level input voltage	V _{IH}		2.0		V _{CC} + 0.3	V
Low level input voltage	V _{IL}		−0.3		+0.8	V
Operating ambient temperature	T _A		0		70	°C

Capacitance (T_A = 25 °C, f = 1 MHz)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C _{I1}	A0 - A10, BA0(A11), /RAS, /CAS, /WE			TBD	pF
	C _{I2}	CLK0 - CLK3			TBD	
	C _{I3}	CKE0, CKE1			TBD	
	C _{I4}	/CS0 - /CS3			TBD	
	C _{I5}	DQMB0 - DQMB7			TBD	
Data input/output capacitance	C _{I/O}	DQ0 - DQ63			TBD	pF

DC Characteristics (Recommended Operating Conditions unless otherwise noted)


Parameter	Symbol	Test condition		Grade	MIN.	MAX.	Unit	Notes	
Operating current	I _{CC1}	Burst length = 1 t _{RC} ≥ t _{RC(MIN.)} , I _O = 0 mA	/CAS latency = 2	-A80		1,064	mA	1	
				-A10		1,064			
			/CAS latency = 3	-A80		1,144			
				-A10		1,144			
Precharge standby current in power down mode	I _{CC2P}	CKE ≤ V _{IL(MAX.)} , t _{CK} = 15 ns				48	mA		
	I _{CC2PS}	CKE ≤ V _{IL(MAX.)} , t _{CK} = ∞				32			
Precharge standby current in non power down mode	I _{CC2N}	CKE ≥ V _{IH(MIN.)} , t _{CK} = 15 ns, /CS ≥ V _{IH(MIN.)} , Input signals are changed one time during 30 ns.				400	mA		
	I _{CC2NS}	CKE ≥ V _{IH(MIN.)} , t _{CK} = ∞, Input signals are stable.				96			
Active standby current in power down mode	I _{CC3P}	CKE ≤ V _{IL(MAX.)} , t _{CK} = 15 ns				48	mA		
	I _{CC3PS}	CKE ≤ V _{IL(MAX.)} , t _{CK} = ∞				32			
Active standby current in	I _{CC3N}	CKE ≥ V _{IH(MIN.)} , t _{CK} = 15 ns, /CS ≥ V _{IH(MIN.)} , Input signals are changed one time during 30 ns.				448	mA		
	I _{CC3NS}	CKE ≥ V _{IH(MIN.)} , t _{CK} = ∞, Input signals are stable.				160			
Operating current (Burst mode)	I _{CC4}	t _{CK} ≥ t _{CK(MIN.)} I _O = 0 mA	/CAS latency = 2	-A80		1,064	mA	2	
				-A10		904			
			/CAS latency = 3	-A80		1,184			
				-A10		1,024			
Refresh current	I _{CC5}					944	mA	3	
Self refresh current	I _{CC6}	CKE ≤ 0.2 V				16	mA		
Input leakage current	I _{I(L)}	V _I = 0 to 3.6 V, All other pins not under test = 0 V				-80	+80	μA	
Input leakage current (CKE1)						-500	+500	μA	
Output leakage current	I _{O(L)}	D _{OUT} is disabled, V _O = 0 to 3.6 V				-10	+10	μA	
High level output voltage	V _{OH}	I _O = -2.0 mA				2.4		V	
Low level output voltage	V _{OL}	I _O = +2.0 mA					0.4	V	

- Notes**
1. I_{CC1} depends on output loading and cycle rates. Specified values are obtained with the output open.
In addition to this, I_{CC1} is measured on condition that addresses are changed only one time during $t_{CK(MIN.)}$.
 2. I_{CC4} depends on output loading and cycle rates. Specified values are obtained with the output open.
In addition to this, I_{CC4} is measured on condition that addresses are changed only one time during $t_{CK(MIN.)}$.
 3. I_{CC5} is measured on condition that addresses are changed only one time during $t_{CK(MIN.)}$.

AC Characteristics (Recommended Operating Conditions unless otherwise noted)

AC Characteristics Test Conditions


- AC measurements assume $t_T = 1$ ns.
- Reference level for measuring timing of input signals is 1.4 V. Transition times are measured between V_{IH} and V_{IL} .
- If t_T is longer than 1 ns, reference level for measuring timing of input signals is $V_{IH(MIN.)}$ and $V_{IL(MAX.)}$.
- An access time is measured at 1.4 V.



Synchronous Characteristics

Parameter		Symbol	-A80		-A10		Unit	Note
			MIN.	MAX.	MIN.	MAX.		
Clock cycle time	/CAS latency = 3	t_{CK3}	8	(125 MHz)	10	(100 MHz)	ns	
	/CAS latency = 2	t_{CK2}	10	(100 MHz)	13	(77 MHz)	ns	
Access time from CLK	/CAS latency = 3	t_{AC3}		6		6	ns	1
	/CAS latency = 2	t_{AC2}		6		8	ns	1
CLK high level width		t_{CH}	3		3.5		ns	
CLK low level width		t_{CL}	3		3.5		ns	
Data-out hold time		t_{OH}	3		3		ns	1
Data-out low-impedance time		t_{LZ}	0		0		ns	
Data-out high-impedance time	/CAS latency = 3	t_{HZ3}	3	6	3	6	ns	
	/CAS latency = 2	t_{HZ2}	3	6	3	8	ns	
Data-in setup time		t_{DS}	2		2		ns	
Data-in hold time		t_{DH}	1		1		ns	
Address setup time		t_{AS}	2		2		ns	
Address hold time		t_{AH}	1		1		ns	
CKE setup time		t_{CKS}	2		2		ns	
CKE hold time		t_{CKH}	1		1		ns	
CKE setup time (Power down exit)		t_{CKSP}	2		2		ns	
Command (/CS0, /CS2, /RAS, /CAS, /WE, DQMB0 - DQMB7) setup time		t_{CMS}	2		2		ns	
Command (/CS0, /CS2, /RAS, /CAS, /WE, DQMB0 - DQMB7) hold time		t_{CMH}	1		1		ns	

Note 1. Output load



★ **Remark** These specifications are applied to the monolithic device.

Asynchronous Characteristics

Parameter	Symbol	-A 80		-A 10		Unit	Note
		MIN.	MAX.	MIN.	MAX.		
REF to REF/ACT command period	t _{RC}	70		70		ns	
ACT to PRE command period	t _{RAS}	48	120,000	50	120,000	ns	
PRE to ACT command period	t _{RP}	20		20		ns	
Delay time ACT to READ/WRITE command	t _{RCD}	20		20		ns	
ACT(0) to ACT(1) command period	t _{RRD}	16		20		ns	
Data-in to PRE command period	t _{DPL}	8		10		ns	
Data-in to ACT(REF) command period (Auto precharge)	/CAS latency = 3 t _{DAL3}	1CLK + 20		1CLK + 20		ns	
	/CAS latency = 2 t _{DAL2}	1CLK + 20		1CLK + 20		ns	
Mode register set cycle time	t _{RSC}	2		2		CLK	
Transition time	t _T	0.5	30	1	30	ns	
Refresh time	t _{REF}		32		32	ms	1

Note 1. 2,048 rows

★

Serial PD

(1/2)

Byte No.	Function Described		Hex	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Notes
0	Defines the number of bytes written into serial PD memory		80h	1	0	0	0	0	0	0	0	128 bytes
1	Total number of bytes of serial PD memory		08h	0	0	0	0	1	0	0	0	256 bytes
2	Fundamental memory type		04h	0	0	0	0	0	1	0	0	SDRAM
3	Number of rows		0Bh	0	0	0	0	1	0	1	1	11 rows
4	Number of columns		09h	0	0	0	0	1	0	0	1	9 columns
5	Number of banks		02h	0	0	0	0	0	0	1	0	2 banks
6	Data width		40h	0	1	0	0	0	0	0	0	64 bits
7	Data width (continued)		00h	0	0	0	0	0	0	0	0	0
8	Voltage interface		01h	0	0	0	0	0	0	0	1	LVTTL
9	CL = 3 Cycle time	(-A80)	80h	1	0	0	0	0	0	0	0	8 ns
		(-A10)	A0h	1	0	1	0	0	0	0	0	10 ns
10	CL = 3 Access time	(-A80)	60h	0	1	1	0	0	0	0	0	6 ns
		(-A10)	60h	0	1	1	0	0	0	0	0	6 ns
11	DIMM configuration type		00h	0	0	0	0	0	0	0	0	None.
12	Refresh rate/type		80h	1	0	0	0	0	0	0	0	Normal
13	SDRAM width		08h	0	0	0	0	1	0	0	0	x8
14	Error checking SDRAM width		00h	0	0	0	0	0	0	0	0	None.
15	Minimum clock delay		01h	0	0	0	0	0	0	0	1	1 clock
16	Burst length supported		8Fh	1	0	0	0	1	1	1	1	1, 2, 4, 8, F
17	Number of banks on each SDRAM		02h	0	0	0	0	0	0	1	0	2 banks
18	/CAS latency supported		06h	0	0	0	0	0	1	1	0	2, 3
19	/CS latency supported		01h	0	0	0	0	0	0	0	1	0
20	/WE latency supported		01h	0	0	0	0	0	0	0	1	0
21	SDRAM module attributes		00h	0	0	0	0	0	0	0	0	
22	SDRAM device attributes : General		0Eh	0	0	0	0	1	1	1	0	
23	CL = 2 Cycle time	(-A80)	A0h	1	0	1	0	0	0	0	0	10 ns
		(-A10)	D0h	1	1	0	1	0	0	0	0	13 ns
24	CL = 2 Access time	(-A80)	60h	0	1	1	0	0	0	0	0	6 ns
		(-A10)	80h	1	0	0	0	0	0	0	0	8 ns
25-26			00h	0	0	0	0	0	0	0	0	
27	t _{RP} (MIN.)	(-A80)	14h	0	0	0	1	0	1	0	0	20 ns
		(-A10)	14h	0	0	0	1	0	1	0	0	20 ns
28	t _{RRD} (MIN.)	(-A80)	10h	0	0	0	1	0	0	0	0	16 ns
		(-A10)	14h	0	0	0	1	0	1	0	0	20 ns
29	t _{RCD} (MIN.)	(-A80)	14h	0	0	0	1	0	1	0	0	20 ns
		(-A10)	14h	0	0	0	1	0	1	0	0	20 ns
30	t _{RAS} (MIN.)	(-A80)	30h	0	0	1	1	0	0	0	0	48 ns
		(-A10)	32h	0	0	1	1	0	0	1	0	50 ns
31	Module bank density		04h	0	0	0	0	0	1	0	0	16M bytes

(2/2)




Byte No.	Function Described	Hex	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Notes
32	Command and address signal input setup time	20H	0	0	1	0	0	0	0	0	2 ns
33	Command and address signal input hold time	10H	0	0	0	1	0	0	0	0	1 ns
34	Data signal input setup time	20H	0	0	1	0	0	0	0	0	2 ns
35	Data signal input hold time	10H	0	0	0	1	0	0	0	0	1 ns
36-61		00H	0	0	0	0	0	0	0	0	
62	SPD revision	12H	0	0	0	1	0	0	1	0	1.2
63	Checksum for bytes 0 - 62	(-A80)	D1H	1	1	0	1	0	0	0	1
		(-A10)	47H	0	1	0	0	0	1	1	1
64-71	Manufacture's JEDEC ID code										
72	Manufacturing location										
73-90	Manufacture's P/N										
91-92	Revision code										
93-94	Manufacturing date										
95-98	Assembly serial number										
99-125	Mfg specific										
126	Intel specification frequency	64H	0	1	1	0	0	1	0	0	100 MHz
127	Intel specification /CAS latency	(-A80)	FFH	1	1	1	1	1	1	1	
		(-A10)	FDH	1	1	1	1	1	1	0	1

Timing Chart

Please refer to NEC Synchronous DRAM Data sheet.

★ Package Drawing

168 PIN DUAL IN-LINE MODULE (SOCKET TYPE)



ITEM	MILLIMETERS	INCHES
A	133.35±0.13	5.250±0.006
A'	2.26	0.089
B	11.43	0.450
B'	6.35	0.250
C	36.83	1.450
C'	3.175	0.125
D	6.35	0.250
E	54.61	2.150
G	6.35	0.250
H	1.27 (T.P.)	0.050 (T.P.)
I	8.89	0.350
J	24.495	0.964
K	42.18	1.661
L	17.78	0.700
M	31.75	1.250
N	4.00 MAX.	0.158 MAX.
P	1.0	0.039
Q	R2.0	R0.079
R	4.0±0.1	0.157 ^{+0.005} _{-0.004}
S	φ3.0	φ0.118
T	1.27±0.1	0.05±0.004
U	4.0 MIN.	0.157 MIN.
V	0.25 MAX.	0.010 MAX.
W	1.0±0.05	0.039 ^{+0.003} _{-0.002}
X	2.54 MIN.	0.100±0.004
Y	3.0 MIN.	0.118 MIN.
Z	3.0 MIN.	0.118 MIN.