

# 2.5/3.3V DIFFERENTIAL LVPECL 2x2 CLOCK SWITCH AND FANOUT BUFFER

MC100ES6254

The Freescale MC100ES6254 is a bipolar monolithic differential 2x2 clock switch and fanout buffer. Designed for most demanding clock distribution systems, the MC100ES6254 supports various applications that require a large number of outputs to drive precisely aligned clock signals. The device is capable of driving and switching differential LVPECL signals. Using SiGe technology and a fully differential architecture, the device offers superior digital signal characteristics and very low clock skew error. Target applications for this clock driver are high performance clock/data switching, clock distribution or data loopback in computing, networking and telecommunication systems.

**Features** 

- · Fully differential architecture from input to all outputs
- · SiGe technology supports near-zero output skew
- Supports DC to 3 GHz operation<sup>(1)</sup> of clock or data signals
- LVPECL compatible differential clock inputs and outputs
- LVCMOS compatible control inputs
- Single 3.3 V or 2.5 V supply
- 50 ps maximum device skew<sup>(1)</sup>
- · Synchronous output enable eliminating output runt pulse generation and metastability
- · Standard 32 lead LQFP package
- · Industrial temperature range
- · 32-lead Pb-free package available

### **Functional Description**

MC100ES6254 is designed for very skew critical differential clock distribution systems and supports clock frequencies from DC up to 3.0 GHz. Typical applications for the MC100ES6254 are primary clock distribution, switching and loopback systems of high-performance computer, networking and telecommunication systems, as well as on-board clocking of OC-3, OC-12 and OC-48 speed communication systems. Primary purpose of the MC100ES6254 is high-speed clock switching applications. In addition, the MC100ES6254 can be configured as single 1:6 or dual 1:3 LVPECL fanout buffer for clock signals, or as loopback device in high-speed data applications.

The MC100ES6254 can be operated from a 3.3 V or 2.5 V positive supply without the requirement of a negative supply line.

2.5/3.3 V DIFFERENTIAL LVPECL 2x2 CLOCK SWITCH AND FANOUT BUFFER



FA SUFFIX 32-LEAD LQFP PACKAGE CASE 873A-04



AC SUFFIX 32-LEAD LQFP PACKAGE Pb-FREE PACKAGE CASE 873A-04

ORDERING INFORMATION					
Device Package					
MC100ES6254FA	LQFP-32				
MC100ES6254FAR2	LQFP-32				
MC100ES6254AC	LQFP-32 (Pb-Free)				
MC100ES6254ACR2	LQFP-32 (Pb-Free)				

<sup>1.</sup> The device is functional up to 3 GHz and characterized up to 2.7 GHz.

www.DataSheetAll.com




Figure 1. MC100ES6254 Logic Diagram




Figure 2. 32-Lead Package Pinout (Top View)

### **Table 1. PIN CONFIGURATION**

Pin	I/O	Туре	Function
CLK0, CLK0	Input	LVPECL	Differential reference clock signal input 0
CLK1, CLK1	Input	LVPECL	Differential reference clock signal input 1
OEA, OEB	Input	LVCMOS	Output enable
SEL0, SEL1	Input	LVCMOS	Clock switch select
QA[0-2], QA[0-2] QB[0-2], QB[0-2]	Output	LVPECL	Differential clock outputs (banks A and B)
GND	Supply	GND	Negative power supply
V <sub>CC</sub>	Supply	VCC	Positive power supply. All $V_{CC}$ pins must be connected to the positive power supply for correct DC and AC operation

### **Table 2. FUNCTION TABLE**

Control	Default	0	1	
ŌĒĀ	0		$QA[0-2] = L$ , $\overline{QA[0-2]} = H$ (outputs disabled). Assertion of $\overline{OE}$ can be asynchronous to the reference clock without generation of output runt pulses	
OEB	0		$QA[0-2] = L$ , $\overline{QA[0-2]} = H$ (outputs disabled). Assertion of $\overline{OE}$ can be asynchronous to the reference clock without generation of output runt pulses	
SEL0, SEL1	00	Refer to Table 3		

### **Table 3. CLOCK SELECT CONTROL**

SEL0	SEL1	CLK0 routed to	CLK1 routed to	Application Mode
0	0	QA[0:2] and QB[0:2]		1:6 fanout of CLK0
0	1		QA[0:2] and QB[0:2]	1:6 fanout of CLK1
1	0	QA[0:2]	QB[0:2]	Dual 1:3 buffer
1	1	QB[0:2]	QA[0:2]	Dual 1:3 buffer (crossed)

### Table 4. ABSOLUTE MAXIMUM RATINGS<sup>a</sup>

Symbol	Characteristics	Min	Max	Unit	Condition
V <sub>CC</sub>	Supply Voltage	-0.3	3.6	V	
V <sub>IN</sub>	DC Input Voltage	-0.3	V <sub>CC</sub> +0.3	V	
V <sub>OUT</sub>	DC Output Voltage	-0.3	V <sub>CC</sub> +0.3	V	
I <sub>IN</sub>	DC Input Current		±20	mA	
I <sub>OUT</sub>	DC Output Current		±50	mA	
T <sub>S</sub>	Storage temperature	-65	125	°C	

a. Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these conditions
or conditions beyond those indicated may adversely affect device reliability. Functional operation at absolute-maximum-rated conditions is not
implied.

Table 5. GENERAL SPECIFICATIONS

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
V <sub>TT</sub>	Output termination voltage		V <sub>CC</sub> - 2 <sup>a</sup>		V	
MM	ESD Protection (Machine model)	200			V	
HBM	ESD Protection (Human body model)	2000			V	
CDM	ESD Protection (Charged device model)	1500			V	
LU	Latch-up immunity	200			mA	
C <sub>IN</sub>			4.0		pF	Inputs
$\theta_{ m JA}$	Thermal resistance junction to ambient JESD 51-3, single layer test board  JESD 51-6, 2S2P multilayer test board		83.1 73.3 68.9 63.8 57.4 59.0 54.4 52.5 50.4 47.8	86.0 75.4 70.9 65.3 59.6 60.6 55.7 53.8 51.5 48.8	°C/W °C/W °C/W °C/W °C/W °C/W °C/W °C/W	Natural convection 100 ft/min 200 ft/min 400 ft/min 800 ft/min Natural convection 100 ft/min 200 ft/min 400 ft/min 800 ft/min
$\theta_{\sf JC}$	Thermal resistance junction to case		23.0	26.3	°C/W	MIL-SPEC 883E Method 1012.1
	Operating junction temperature <sup>b</sup> (continuous operation) MTBF = 9.1 years			110	°C	
$T_{Func}$	Functional temperature range	T <sub>A</sub> =-40		T <sub>J</sub> =+110	°C	

- a. Output termination voltage V<sub>TT</sub>=0 V for V<sub>CC</sub>=2.5 V operation is supported but the power consumption of the device will increase.
- b. Operating junction temperature impacts device life time. Maximum continuous operating junction temperature should be selected according to the application life time requirements (See application note AN1545 and the application section in this data sheet for more information). The device AC and DC parameters are specified up to 110°C junction temperature allowing the MC100ES6254 to be used in applications requiring industrial temperature range. It is recommended that users of the MC100ES6254 employ thermal modeling analysis to assist in applying the junction temperature specifications to their particular application.

Table 6. DC CHARACTERISTICS ( $V_{CC} = 3.3 \text{ V} \pm 5\% \text{ or } 2.5 \text{ V} \pm 5\%, T_J = 0^{\circ} \text{ to } +110^{\circ}\text{C}$ )

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
LVCMOS	control inputs (OEA, OEB, SEL0, SEL1)				-!	!
$V_{IL}$	Input voltage low			0.8	V	
V <sub>IH</sub>	Input voltage high	2.0			V	
I <sub>IN</sub>	Input Currenta			±100	μА	V <sub>IN</sub> =V <sub>CC</sub> or V <sub>IN</sub> =GND
LVPECL o	clock inputs (CLK0, CLK0, CLK1, CLK1)					
$V_{PP}$	AC differential input voltageb	0.1		1.3	V	Differential operation
V <sub>CMR</sub>	Differential cross point voltagec	1.0		V <sub>CC</sub> -0.3	V	Differential operation
LVPECL o	clock outputs (QA0-2, QA0-2, QB0-2, QB0-2)					
V <sub>OH</sub>	Output High Voltage	V <sub>CC</sub> -1.2	V <sub>CC</sub> -1.005	V <sub>CC</sub> -0.7	٧	I <sub>OH</sub> = -30 mA <sup>d</sup>
V <sub>OL</sub>	Output Low Voltage $V_{CC}$ =3.3 V ±5% $V_{CC}$ =2.5 V ±5%	V <sub>CC</sub> -1.9 V <sub>CC</sub> -1.9	V <sub>CC</sub> -1.705 V <sub>CC</sub> -1.705	V <sub>CC</sub> -1.5 V <sub>CC</sub> -1.3	V	I <sub>OL</sub> = -5 mA <sup>e</sup>
I <sub>GND</sub>	Maximum Quiescent Supply Current without output termination current		52	85	mA	GND pin

- a. Input have internal pullup/pulldown resistors that affect the input current.
- b. V<sub>PP</sub> is the minimum differential input voltage swing required to maintain AC characteristic.
- c. V<sub>CMR</sub> (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the V<sub>CMR</sub> (DC) range and the input swing lies within the V<sub>PP</sub> (DC) specification.
- d. Equivalent to a termination 50  $\Omega$  to V++.

Table 7. AC CHARACTERISTICS ( $V_{CC} = 3.3 \text{ V} \pm 5\% \text{ or } 2.5 \text{ V} \pm 5\%, T_J = 0^{\circ} \text{ to } +110^{\circ}\text{C})^a$ 

Symbol	Character	istics	Min	Тур	Max	Unit	Condition
$V_{PP}$	Differential input voltageb (pe	0.3		1.3	V		
V <sub>CMR</sub>	Differential input crosspoint v	oltage <sup>c</sup>	1.2		V <sub>CC</sub> -0.3	V	
V <sub>O(P-P)</sub>	Differential output voltage (pe	0.45 0.35 0.20	0.7 0.55 0.35		V V V		
f <sub>CLK</sub>	Input Frequency		0		3000 <sup>d</sup>	MHz	
t <sub>PD</sub>	Propagation delay CLK, 1 to QA[] or QB[]		360	485	610	ps	Differential
t <sub>sk(O)</sub>	Output-to-output skew				50	ps	Differential
t <sub>sk(PP)</sub>	Output-to-output skew(part-to	o-part)			250	ps	Differential
t <sub>SK(P)</sub>	Output pulse skewe				60	ps	
DCo	Output duty cycle	t <sub>REF</sub> < 100 MHz t <sub>REF</sub> < 800 MHz	49.4 45.2		50.6 54.8	% %	DC <sub>fref</sub> = 50% DC <sub>fref</sub> = 50%
t <sub>JIT(CC)</sub>	Output cycle-to-cycle jitter	RMS (1 σ)			1	ps	SEL0 ≠ SEL1
t <sub>r</sub> , t <sub>f</sub>	Output Rise/Fall Time		0.05		300	ps	20% to 80%
t <sub>PDLf</sub>	Output disable time		2.5·T + t <sub>PD</sub>		3.5·T + t <sub>PD</sub>	ns	T = CLK period
t <sub>PLDg</sub>	Output enable time		3⋅T + t <sub>PD</sub>		4⋅T + t <sub>PD</sub>	ns	T = CLK period

- a. AC characteristics apply for parallel output termination of 50  $\Omega$  to  $V_{TT}$ .
- b. V<sub>PP</sub> is the minimum differential input voltage swing required to maintain AC characteristics including tpd and device-to-device skew.
- c.  $V_{CMR}$  (AC) is the crosspoint of the differential input signal. Normal AC operation is obtained when the crosspoint is within the  $V_{CMR}$  (AC) range and the input swing lies within the  $V_{PP}$  (AC) specification. Violation of  $V_{CMR}$  (AC) or  $V_{PP}$  (AC) impacts the device propagation delay, device and part-to-part skew.
- d. The MC100ES6254 is fully operational up to 3.0 GHz and is characterized up to 2.7 GHz.
- e. Output pulse skew is the absolute difference of the propagation delay times:  $|t_{PLH} t_{PHL}|$ .
- f. Propagation delay  $\overline{OE}$  deassertion to differential output disabled (differential low: true output low, complementary output high).
- g. Propagation delay OE assertion to output enabled (active).





Figure 3. MC100ES6254 output disable/enable timing




WWW.DafaSheetaentian VPECL 2x2 Clock Switch and Fanout Buffer

MC100ES6254

### **APPLICATIONS INFORMATION**


### **Example Configurations**

#### 2x2 clock switch




SEL0	SEL1	Switch configuration		
0	0	CLK0 clocks system A and system B		
0	1	CLK1 clocks system A and system B		
1	0	CLK0 clocks system A and CLK1 clocks system B		
1	1	CLK1 clocks system B and CLK1 clocks system A		

#### 1:6 Clock Fanout Buffer



### Loopback device



SEL0	SEL1	Switch configuration	
0	0	System loopback	
0	1	Line loopback	
1	0	Transmit / Receive operation	
1	1	System and line loopback	

### Understanding the junction temperature range of the MC100ES6254

To make the optimum use of high clock frequency and low skew capabilities of the MC100ES6254, the MC100ES6254 is specified, characterized and tested for the junction temperature range of  $T_J \! = \! 0^{\circ} C$  to +110°C. Because the exact thermal performance depends on the PCB type, design, thermal management and natural or forced air convection, the junction temperature provides an exact way to correlate the application specific conditions to the published performance data of this data sheet. The correlation of the junction temperature range to the application ambient temperature range and vice versa can be done by calculation:

$$T_J = T_A + R_{thia} \cdot P_{tot}$$

Assuming a thermal resistance (junction to ambient) of  $54.4^{\circ}\text{C/W}$  (2s2p board, 200 ft/min airflow, refer to table 4) and a typical power consumption of 467 mW (all outputs terminated  $50~\Omega$  to  $V_{TT}$ ,  $V_{CC}$ =3.3 V, frequency independent), the junction temperature of the MC100ES6254 is approximately  $T_A$  + 24.5°C, and the minimum ambient temperature in this example case calculates to -24.5°C (the maximum ambient temperature is  $85.5^{\circ}\text{C}$ . Refer to Table 8). Exceeding the minimum junction temperature specification of the MC100ES6254 does not have a significant impact on the device functionality. However, the continuous use the MC100ES6254 at high ambient temperatures requires thermal management to not exceed the specified maximum junction temperature. Refer to the Application Note AN1545 for a power consumption calculation guideline.

**Table 8. Ambient temperature ranges** ( $P_{tot} = 467 \text{ mW}$ )

R <sub>thja</sub> (2s2p bo	T <sub>A, min</sub> a	T <sub>A, max</sub>	
Natural convection	59.0°C/W	-28°C	82°C
100 ft/min	54.4°C/W	-25°C	85°C
200 ft/min	52.5°C/W	-24.5°C	85.5°C
400 ft/min	50.4°C/W	-23.5°C	86.5°C
800 ft/min	47.8°C/W	-22°C	88°C

a. The MC100ES6254 device function is guaranteed from  $T_A$ =-40°C to  $T_J$ =110°C

### **Maintaining Lowest Device Skew**

The MC100ES6254 guarantees low output-to-output bank skew of 50 ps and a part-to-part skew of maximum 250 ps. To ensure low skew clock signals in the application, both outputs of any differential output pair need to be terminated identically, even if only one output is used. When fewer than all nine output pairs are used, identical termination of all output pairs within the output bank is recommended. If an entire output bank is not used, it is recommended to leave all of these outputs open and unterminated. This will reduce the device power consumption while maintaining minimum output skew.

### **Power Supply Bypassing**

The MC100ES6254 is a mixed analog/digital product. The differential architecture of the MC100ES6254 supports low noise signal operation at high frequencies. In order to maintain its superior signal quality, all  $V_{\rm CC}$  pins should be bypassed by high-frequency ceramic capacitors connected to GND. If the spectral frequencies of the internally generated switching noise on the supply pins cross the series resonant point of an individual bypass capacitor, its overall impedance begins to look inductive and thus increases with increasing frequency. The parallel capacitor combination shown ensures that a low impedance path to ground exists for frequencies well above the noise bandwidth.








Figure 5. V<sub>CC</sub> Power Supply Bypass

### **OUTLINE DIMENSIONS**









- NOTES:

  1. DIMENSIONS ARE IN MILLIMETERS.
  2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.

  3. DATUMS A, B, AND D TO BE DETERMINED AT DATUM PLANE H.

  4. DIMENSIONS D AND E TO BE DETERMINED AT SEATING PLANE C.

  5. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION, ALLOWABLE DAMBAR PROTRUSION, ALLOWABLE DAMBAR PROTRUSION OF THE MAXIMUM B DIMENSION BY MORE THAN 0.08-mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD OR PROTRUSIONS 0.07-mm.

  6. DIMENSIONS DI AND E1 DO NOT INCLUDE MOLD PROTRUSION, ALLOWABLE PROTRUSION IS 0.25-mm PER SIDE. DI AND E1 ARE MAXIMUM PLASTIC BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH.

  8. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.1-mm AND 0.25-mm FROM THE LEAD BETWEEN 0.1-mm AND 0.25-mm FROM THE LEAD BETWEEN 0.1-mm AND

	MILLIM	ETERS		
DIM	MIN	MAX		
Α	1.40	1.60		
A1	0.05	0.15		
A2	1.35	1.45		
b	0.30	0.45		
b1	0.30	0.40		
С	0.09	0.20		
c1	0.09	0.16		
D	9.00 BSC			
D1	7.00	BSC		
е	0.80	BSC		
E	9.00	BSC		
E1		BSC		
L	0.50	0.70		
L1		REF		
q	0°	7°		
q1	12 REF			
R1	0.08	0.20		
R2	0.08			
S	0.20	REF		

**FA SUFFIX** LQFP PACKAGE CASE 873A-02 **ISSUE B** 

BASE METAL

PLATING

### Innovate with IDT and accelerate your future networks. Contact:

## www.IDT.com

**For Sales** 

800-345-7015 408-284-8200

Fax: 408-284-2775

**For Tech Support** 

netcom@idt.com 480-763-2056

### **Corporate Headquarters**

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800 345 7015 +408 284 8200 (outside U.S.)

### Asia Pacific and Japan

Integrated Device Technology Singapore (1997) Pte. Ltd. Reg. No. 199707558G 435 Orchard Road #20-03 Wisma Atria Singapore 238877 +65 6 887 5505

### Europe

IDT Europe, Limited Prime House Barnett Wood Lane Leatherhead, Surrey United Kingdom KT22 7DE +44 1372 363 339

