
## MC12012

The MC12012 is a two-modulus prescaler which consists of three functional blocks: 1) a controllable divide by 5/divide by 6 prescaler; 2) a divide by 2 prescaler; and 3) a MECL to MTTL translator. When used with the MC12014 Counter Control Logic function and the MC4016 programmable counter, a divide by N programmable counter can be constructed for operation to 200 MHz. This arrangement is especially useful in frequency synthesizer applications.


- ÷2, ÷5/÷6, ÷10/÷11, ÷10/÷12
- MECL to MTTL Translator on Chip
- +5.0 or -5.2 V Operation\*
- 200 MHz (typ) Toggle Frequency

\*When using +5.0 V supply, apply +5.0 V to pin 16 ( $V_{CC}$ ) and ground pin 8 (VEE). When using -5.2 V supply, ground pin 16 (VCC) and apply -5.2 V to pin 8 (VEE).






#### FIGURE 1 -- LOGIC DIAGRAM



## FIGURE 2 - TYPICAL FREQUENCY SYNTHESIZER APPLICATION



Operating Temperature Range

Characteristic	Symbol	Rating	Unit
Ratings above which device life may be	impaired:		
Power Supply Voltage (V <sub>CC</sub> = 0)	VEE	-8.0	Vdc
Input Voltage (V <sub>CC</sub> = 0)	Vin	0 to V <sub>IL min</sub>	Vdc
Output Source Current	10	20	mAdd
Storage Temperature Range	T <sub>stg</sub>	-55 to +125	°C
Recommended maximum ratings above		a mari ha daaradadi	

0 to +75

70

DC Fan-Out\* (Gates and Flip-Flops) n
\*AC fan-out is limited by desired system performance.

ELECTRICAL CHARACTERISTICS
Supply Voltage -5.2 V

@ Test Temperature 0°C 25°C 75°C

TEST VOLTAGE/CURRENT VALUES Volts mA VIL VIHH VIHT VILT [ VEE IL OL łон VIHmax VILmin **VIHAmin** VILAmax -0.840 -1.145 -1.490 +0.3 -3.2 -4.4 -5.2 -2.5 16 -1.6 ~1.870 -4.7 -5.2 -2.5 16 -1.6 ~0.810 -1.850 -1.105 -1.475 -4.7 +0.3 -3.2 -4.4 -0.720 -1.880 -1.045 -1.450 -4.7 +0.3 -3.2 -4.4 -5.2 -2.5 16 -1.6

		Pin				MC	12012				TEST VOLTAGE/CURRENT APPLIED TO PINS LISTED BELOW:												
		Under	0	°C		+25°C		+75	5°C	1		,											·/vc
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit	VIHmax	VILmin	VIHAmin	VILAmax	VIL	VIHH	VIHT	VILT	VEE	1.	OL	ЮН	Gn
Power Supply Drain Current	ΙE	8	_	-	-	100	-	_	-	mAdc	-	-	-	-	-	-	-	_	. 8	_	-	_	6,10
Input Current	INH1	12		_		100	200		-	μAdc	12			-		_	-	-	8	-	_		16
	11NH2	1 11 13	-    -	_ _ _	_ _ _	40 40 40	100 100 100	_ _ _	- - -	μAdc	1 11 13	_ 		- - -	- - -	_ _ _	- - -	_ _ _	8 8 8	- -	- - -	-	16 16
	<sup>1</sup> INH3	9 10	-	_			40 40	_	_ _	μAdc	_ _	-	-	_	-	9 10	_	_	8 8	_	=	=	16 16
	INH4	4 5	_	_	3.5 3.5		5.5 5.5	<u>-</u>	<u>-</u>	mAdc mAdc	5 5	4	_	- -	_	_	_	_	8 8	-	_	-	6 6
Lea kage Current	INL1	1 11 12 13	- - -	_ _ _	- - -	- - -	2.0	-	- - -	μAdc ↓	-	- - -	- - - -	_ _ _	_ _ _ _	- - -	- - -	-	1,8 8,11 8,12 8,13	- - -	- - -	- - -	16
	INL2	9 10	-	_	1.1 1.1	_	2.2 2.2	_	_	mAdc mAdc	_	_	-	-	9 10	-	=	-	8	-	-	-	16 16
	INL3	4 5	_	_	3.8 2.0	-	6.5 4.0	-	-	mAdc mAdc	4	5 5		_ _	-	_	_	_	8 .	_	_	-	16 16
Logic "1" Output Voltage	v <sub>он1</sub> ②	2 3 14 15	-1.000	-0.840	-0.960		-0.810	-0.900	-0.720	Vdc	- - -	11,13 11,13 - -	- - - -	- - - -	9,10 9,10 –	_ _ _ _	- - -	- - -	8	2 3 14 15	1	1 1 1	16
	VOH2	7	-2.800		-2.800	-	-	-2.800	-	Vdc	5	4	-		-	-	_	_	8	-	T -	7	6
Logic "0" Output Voltage	V <sub>OL1</sub>	2 3 14 15	-1.870   	-1.635 ▼	-1.850	1   1	-1.620	-1.830	-1.595	Vdc		11,13 11,13 - -	- - -	- - -	9,10 9,10 — —	- - -	1 - 1	- - -	8	2 3 14 15			16
	VOL2	7	_	-4.700	-	1.	-4.700		-4.700	Vdc	4	5		-	1	_	-	-	8	-	7	_	6
Logic "1" Threshold Voltage	VOHA	2 <b>3</b> 3 <b>3</b> 14 <b>4</b> 15 <b>4</b>	-1.020		-0.980	- - -	+	-0.920	- - -	Vdc	- - -	_ _ _	11,13 11,13 	1 1 1	1 1 1 1	-	9,10 9,10 - -	-	8	2 3 14 15	-	1 + 1 -	16
Logic "0" Threshold Voltage	VOLA	2 (S) 3 (S) 14 (4) 15 (4)	- - -	-1.615	-		-1.600 		-1,575	Vdc	- - - -	- - -	- - - -	11,13 11,13 - -	1 1 1	- - -	1 1 1 1	9,10 9,10 — —	8	2 3 14 15	-	111	16
Short Circuit Current	los	7	-20	-65	-20	-	-65	-20	-65	mAdc	5	4	-	-	-	-	-	-	8	-	-	-	6

ELECTRICAL CHARACTERISTICS

@ Test
Temperature
9°C
25°C

	TEST VOLTAGE/CURRENT VALUES														
Test					olts					mA					
	VIHmax	VILmin	VIHAmin	VILAmax	VIL	VIHH	VIHT	VILT	vcc	IL.	loL	юн			
O <sub>O</sub> C	+4.160	+3.130	+3.855	+3.510	+0.5	+5.5	+2.0	+0.8	+5.0	-2.5	16	-1.6			
25°C	+4.190	+3.150	+3.895	+3.525	+0.5	+5.5	+2.0	+0.8	+5.0	-2.5	16	-1.6			
75°C	+4.280	+3.170	+3.955	+3.550	+0.5	+5.5	+2.0	+0.8	+5.0	-2.5	16	-1.6			

									25°C	+4.190	+3.150	+3.895	+3.525	+0.5	+5.5	+2.0	+0.8	+5.0	-2.5			
									75°C	+4.280	+3.170	+3.955	+3.550	+0.5	+5.5	+2.0	+0.8	+5.0	-2.5	16	-1.6	ļ
	Pin	-	90			12012	175	9c		TEST VOLTAGE/CURRENT APPLIED TO PINS LISTED BELOW:												
Symbol	Under Test	Min	Max	Min	Тур	Max	Min	Max	Unit	ViHmax	VILmin	VIHAmin	VILAmax	VIL	VIHH	VIHT	VILT	vcc	IL.	lor	юн	IOH Gn
¹E	8	_	_	~	95			-	mAdc	_	_	-	-	-	_	_	_	6,16		- 1	_	8
INH1	12	-	_	-	100	200	_	_	μAdc	12	-			-	_	-	_	16		-	-	8
INH2	1 11 13	- - -	-	1 1 1	40 40 40	100 100 100	1   1		μAdc	1 11 13	-		- -		=	_ _ _	111	16 16 16	- - -	1 -	1 - 1	8
INH3	9 10	_	-			40 40	_ _	-	μAdc		_	_	_	1 1	9 10	-	- 1	16 16	1 1	-	1.1	8
INH4	4 5	_	-	3.5 3.5	-	5.5 5.5	_	_	mAdc mAdc	5 5	4	-	-	1 1		_	1 1	6 6	_	-	_	8
INL1	1. 11 12 13	-	1111	1111	- - -	2.0	1 + 1	1 1 1	μAdc	- - -	-	- - -	. <del>-</del>	1   1	- - -	- - -		16			1111	1,1 8,1 8,1 8,1
INL2	9 10	-	-	1.1 1.1	=	2.2 2.2		-	mAdc mAdc	-	_		- -	9 10	-	_	. –	16 16	_	=	-	1
INL3	4 5	_	-	3.8 2.0	_ _	6.5 4.0	-		mAdc mAdc	4 4	5 5	_	_	-	_	_	_	6 6	1.1	-	-	
V <sub>ОН1</sub> ②	2 3 14 15	4.000	4.160	4.040	-	4.190	4.100	4.280	Vdc	- - -	11,13 11,13 	_ _ _	- - -	9,10 9,10 - -		— — — —	1 1 - 1	16	2 3 14 15	1 1 1	-	
V <sub>OH2</sub>	7	2.400	_	2.400	_	-	2.400	-	Vdc	5	4			_		-	-	6	-	-	7	T
Vol1 ②	2 3 14 15	3.190	3.430	3.210	1 1 1	3.440	3.230	3.470	Vdc ↓	- - -	11,13 11,13 - -	_ _ _ _	- - - -	9,10 9,10 - -	1 1 1 1	- - -	1 1 1 1	16	2 3 14 15	1 1 1	1 1 1	1
V <sub>OL2</sub>	7		0.500	-		0.500	_	0.500	Vdc	4	5	_	-	_				6		7		
Vона	14 <b>④</b> 15 <b>④</b>	3.980	1111	4.020	1111	- - -	4.080		Vdc	- - - -	-	11,13 11,13 — —	- - - -	1 - 1	-	9,10 9,10 — —	1 1 1	16   	2 3 14 15		- - -	1
VOLA	2 (S) 3 (S) 14 (4) 15 (4)	- -	3.450	1 1 1 1	1 1 1 1	3.460	- - -	3.490	Vdc	- - - -	- - -	_ _ _ _	11,13 11,13 - -		- - - -	_ _ _ _	9,10 9,10 - -	16	2 3 14 15	1 1 1		,
los	7	-20	-65	-20	_	-65	-20	-65	mAdc	5	4		-	-	_	-		6	_		_	8
	IE IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	Under   Test	Symbol   Under Test   Min   Min     E	Under   Test   Min   Max    E	Symbol   Test   Min   Max   Min    E	Vinder   V	OPC	Voltage	Test   Min   Max   Min   Tvp   Max   Min   Max   Min   Tvp   Max   Min   Min   Max   Min   Min   Max   Min   Min	Note   Note	Symbol   Test   Min   Max   Min   Typ   Max   Min   Max   Min   Typ   Max   Min   Min   Max   Min   Min   Max   Min   Min	Symbol   Test   Min   Max   Min   Typ   Max   Min   Min	Value   Test   Min   Max   Min   Typ   Max   Min   Min   Max   Min   Max   Min   Min   Max   Min   Min   M	Vinder   Test   Min   Max   Min   Typ   Max   Min   Max   Vilmin   Vilmi	Vinder   Test   Min   Max   Min   Typ   Max   Min   Max   Min	Symbol   Test   Min   Max   Min   Typ   Max   Min   Max   Max   Min   Max   Max   Min   Max   Min	Symbol   Test   Min   Max   Min   Typ   Max   Min   Min   Max   Min   Max   Min   Max   Min   Max   Min   Max   Min   Max   Min   Min   Max   Min   Min   Max   Min   Min   Max   Min   Min		Vinder   V	Viring   Viring	Vinder   1	Vindey   Vindey

			MC12012								TEST VOLTAGES/WAVEFORMS APPLIED TO PINS LISTED BELOW:										
	ŀ	Pin Under	0	c		+25°C		+7!	5°C		Pulse Gen. 1	Pulse Gen. 2	Puise	ViHmin	VILmin	٧F	VEE	Vcc			
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit			Gen. 3	+1.100	+0.130	~3.0 V	-3.0 or -3.2	+2.0			
Propagation Delay	t12+2+	12,2	_	-	2.0	3.0	4.0	_	_	ns	12	-	-	-	11,13	9,10	8	6,16			
(See Figures 3 and 4)	t12+3+	12,3	-	-	1	3.0	1 1	-	_	1	1	-	_		11,13	9,10	1 1	il			
	t12+	12,2	-	-		2.8		_	-		1	-		_	11,13	9,10		1 1			
	t12+3-	12,3	-	-		2.8			-		.▼	-	-	-	11,13	9,10		1 1			
	t1+14+	1,14	-	-		3.0		_	-		1	-	-	-	_	_	1 1				
	t1+15+	1,15	-	-		3.0		_	-		1	-	_	-	_						
	t1+14-	1,14	- '	-		2.8	1	_					_	_	_	_		l i			
	t1+15-	1,15	-	-		2.8		_	-		, , , , , , , , , , , , , , , , , , ,	_	-	-	_	_	1 1				
	t5+7+	5,7	-	-		8.0	12.0	_	-	♦	A	-	-	-	_	<u> </u>	\ \	♦			
	t5-7-	5,7		_		5.0	10.0	_	-		Α						<u> </u>	<del></del>			
Output Rise Time	t <sub>2+</sub>	2	-	-	_	2.0	-	_		ns	12	-	-	_	11,13	9,10	8	6,16			
(See Figure 4)	t3+	3	-		_	2.0	-	-			12	-	<b>–</b>	-	11,13	9,10					
	t14+	14	-	-	. —	2.0	-	-	_		1	_	-	-	_	_	₩	1 👃			
	t15+	15	-		_	2.0			_	7	1			_			Y				
Output Fall Time	t2-	2	1 -	_	_	2.0			_	ns	12	_	_	_	11,13	9,10	8	6,16			
(See Figure 4)	t3-	3	-	_	_	2.0		-	-		12	-		-	11,13	9,10	1 1				
	t14-	14	l –	_	-	2.0	- 1	-	_	Ţ	1	-	_	-	_	-	١ 🖟	1			
	t15	15	-		-	2.0	-	-,	-	V	1	· -	_		-	-	<b>V</b>				
Setup Time	t <sub>setup1</sub>	11,13		4.0	_	2.4	3.0		4.0	ns	12	11/13	_		13/11	9,10	8	6,16			
(See Figure 5)	tsetup2	9,10	_	7.0	_	5.0	7.0	_	8.5	ns	12	-	9/10	-	11,13	10/9	8	6,16			
Release Time	t <sub>rei 1</sub>	11,13		2.5	_	1.2	2.0		2.0	ns	12	11/13	_	_	13/11	9,10	8	6,16			
(See Figure 5)	t <sub>rel2</sub>	9,10	_	4.0	_	2.5	3.5		2.0	ns	12	-	9/10	-	11,13	10/9	8	6,16			
Toggle Frequency		<b>-</b>	<b>—</b> —	<del>                                     </del>						MHz											
Figure 6 (÷5)	fmax	2	_	l _	175	200	_		_	''''	_		_	11	13	9,10	8	16			
(÷6)	1	2	_	_	Ιï	1 - 10	_	_	-			_	_		11,13	9,10	l i				
(÷2)	1 1	14		_		ΙL	_	_	-	1	_	_	_	-	_		1 1				
Figure 7 (÷ 10 or 11)	<b>† ▼</b>	14	l –		▼	▼	_		_	▼	-	_		_	i –	l –	Į <b>V</b>	▼			

- $\bigoplus$  All MECL outputs (2,3,14,15) are terminated to VEE through an external 510  $\Omega$  resistor during the DC tests.
- Test outputs of the device must be tested by sequencing through the truth table. All input, power supply and ground voltages must be maintained between tests. The clock input is



③ In addition to meeting the output levels specified, the device must divide by 5 during this test. The clock input is



4 In addition to meeting the output levels specified the device must divide by 2 with a clock input of



(5) In addition to meeting the output levels specified, the device must divide by 6 during this test. The clock input is



FIGURE 3 -- AC TEST CIRCUIT




FIGURE 4 - AC VOLTAGE WAVEFORMS




FIGURE 5 - SETUP AND RELEASE TIME WAVEFORMS





FIGURE 6 - MAXIMUM FREQUENCY TEST CIRCUIT



 $V_{CC} = +2.0 \text{ V}$ Q4 15 + MECL to MTTL Ď Q2 Q1 QЗ 9 Toggle Flip-13 Trans Flop Q4 lator āз **≸**50 Puise Generator ⊚ (EH 122) 140 **₹100** 510 100 \$ -**^^**-V<sub>EE</sub> = -3.2 or -3.0 V ÷10 For divide by 11 connect 11 to V  $_{IL}$  = +0.130 and 9 and 10 to V  $_{F}$  = -3.0 V For divide by 10 connect 11 to V  $_{IH}$  = +1.160 or 9 or 10 to V  $_{R}$  = 0.0 V

FIGURE 7 - MAXIMUM FREQUENCY TEST CIRCUIT






FIGURE 9 - ÷ 5/6







FIGURE 10 - ÷ 10/11







#### ,

#### **FUNCTION DESCRIPTION**

#### INTRODUCTION

The MC12012 is one part of a variable modulus (divisor) prescaling subsystem used in certain Digital Phase-Locked Loops (PLL).

More often than not, the feedback loop of any PLL contains a counter-divider. Many methods are available for building a divider, but not all are simple, economical, or convenient in a particular application.

The technique and system described here offer a new approach to the construction of a phase-locked loop divider. In addition to using the MC12012 variable modulus prescaler, this system requires an MC12014 Counter Control Logic function, together with suitable programmable counters (e.g. MC4016s). Data sheets for these additional devices should be consulted for their particular functional descriptions.

### THE MC12012 TWO MODULUS PRESCALER

Three functional blocks are contained in the MC12012 variable modulus prescaler: 1) a controllable  $\div 5/\div 6$  prescaler; 2) a  $\div$  2 prescaler; and 3) an ECL to TTL translator (for single power supply operation).

Selection of division by 5 or by 6 is made by inputs to E1 through E4. If all E inputs are low before the transition of the clock pulse driving Q3 high, Q3 will stay high for 3 clock pulses, then will go low for 3 clock pulses. This provides a divide by 6 function.

On the other hand, if any one or all of the E inputs are high prior to the positive transition of the clock pulse driving Q3 high, Q3 will stay high for only 2 clock pulses, then will go low for 3 clock pulses. The result is division by 5.

For the  $\div 5$  operation, at least one of the E inputs must go high sometime before the clock pulse. This time is referred to as the "setup time." Specifications for setup time are given in the electrical characteristics table:  $t_{setup1}$  and  $t_{setup2}$  for E1 and E2 (MECL inputs), and E3 and E4 (MTTL inputs).

For the divide by 6 operation all E inputs must be low for some time prior to the clock pulse. This time is referred to as the "release time." Data for release time is given in the electrical characteristics table;  $t_{\text{re1}}$  and  $t_{\text{re2}}$  for E1, E2, E3, E4.

The data given in the tables for setup and release times

are referenced to the positive transition of the clock pulse causing Q3 to go high. If it is necessary to reference the setup and release times to the positive transition of Q3, add t++ (specified for Q3) to the setup/release times given. It should be noted that the logic states for the enable inputs are important only for only one clock pulse which causes Q3 to go high (within the limits specified by setup and release times).

The  $\div$  5/ $\div$  6 prescaler may be connected externally to the  $\div$  2 prescaler to form a  $\div$  10/ $\div$  11 prescaler (Figure 10) or a  $\div$  10/ $\div$  12 prescaler (Figure 11).

By way of an example showing how a  $\div$  10/ $\div$  11 prescaler operates, note that if E1, E3, and E4 (Figure 10) are held in a low state, the counter divides by 11. To do this, a feedback connection is established from Q4 to E2 (or to E1). With this feedback, the  $\div$  5/ $\div$  6 prescaler divides by 5 when Q4 is high, and by 6 when Q4 is low.

Since Q4 changes state with each positive transition of Q3, the prescaler alternates between  $\div$  5 and  $\div$  6 resulting in a  $\div$  11 at Q4.

If any one or all of the E inputs are high (Figure 10), the 5/6 prescaler always divides by 5 and a divide by 10 results at Q4.

With the addition of external flip-flops and counters (MECL or MTTL) various other modulus prescalers may be produced (20/21, 20/22, 20/24, 40/41, 50/51, 100/101, etc.).

# THE TECHNIQUE OF DIRECT PROGRAMMING BY UTILIZING A TWO MODULUS PRESCALER (MC12012)

The disadvantage of using a fixed modulus (÷ P) for frequency division in high frequency phase-locked loops (PLL) is that it requires dividing the desired reference frequency by P also (desired reference frequency equals channel spacing.)


The MC12012 is specially designed for use with a technique called "variable modulus prescaling". This technique allows a simple MECL two-modulus prescaler (MC12012) to be controlled by a relatively slow MTTL programmable counter. The use of this technique permits direct high-frequency prescaling without any sacrifice in resolution since it is no longer necessary to divide the reference frequency by the modulus of the high frequency prescaler.

6

The theory of "variable modulus prescaling" may be explained by considering the system shown in Figure 13. For the loop shown:

$$f_{out} = N \bullet P \bullet f_{ref}$$
 (1)


FIGURE 13 - FREQUENCY SYNTHESIS BY PRESCALING



where P is fixed and N is variable. For a change of 1 in N, the output frequency changes by P  $\bullet$  f<sub>ref</sub>. If f<sub>ref</sub> equals the desired channel spacing, then only every P channel may be programmed using this method. A problem remains: how to program intermediate channels.

One solution to this problem is shown in Figure 14.

FIGURE 14 - FREQUENCY SYNTHESIS BY PRESCALING



 $A \div P$  is placed in series with the desired channel spacing (frequency) to give a new reference frequency: channel spacing/P.

Another solution is found by considering the defining equation (1) for fout of Figure 13. From the equation it may be seen that only every P channel can be programmed simply, because N is always an integer. To obtain intermediate channels, P must be multiplied by an integer plus a fraction. This fraction would be of the form: A/P. If N is defined to be an integer number, Np, plus a fraction, A/P, N may be expressed as:

$$N = Np + A/P$$
.

Substituting this expression for N in equation 1 gives:

$$f_{Out} = (Np + A/P) \bullet P \bullet f_{ref}$$
 (2)

or: 
$$f_{out} = (Np P + A) \bullet f_{ref}$$
 (3)

$$f_{out} = Np \bullet P \bullet f_{ref} + A \bullet f_{ref}$$
 (4)

Equation 4 shows that all channels can be obtained directly if N can take on fractional values. Since it is difficult

to multiply by a fractional number, equation 4 must be synthesized by some other means.

Taking equation 3 and adding  $\pm AP$  to the coefficient of  $f_{ref}$ , the equation becomes:

$$f_{Out} = (NP \bullet P + A + A \bullet P - A \bullet P) f_{ref.}$$
 (5)


Collecting terms and factoring gives:

$$f_{OUT} = [(N_P - A) P + A (P + 1)] f_{ref}$$
 (6)

From equation 6 it becomes apparent that the fractional part of N can be synthesized by using a two-modulus counter (P and P + 1) and dividing by the upper modulus, A times, and the lower modulus (Np - A) times.

This equation (6) suggests the circuit configuration in Figure 15. The A counter shown must be the type that

FIGURE 15 -- FREQUENCY SYNTHESIS BY TWO MODULUS PRESCALING



counts from the programmed state (A) to the enable state, and remains in this state until divide by Np is completed in the programmable counter.

In operation, the prescaler divides by P + 1, A times. For every P + 1 pulse into the prescaler, both the A counter and Np counter are decremented by 1. The prescaler divides by P + 1 until the A counter reaches the zero state. At the end of (P + 1) ● A pulses, the state of the Np counter equals (Np - A). The modulus of the prescaler then changes to P. The variable modulus counter divides by P until the remaining count, (Np - A) in the Np counter, is decremented to zero. Finally, when this is completed, the A and Np counters are reset and the cycle repeats.

To further understand this prescaling technique, consider the case with P = 10. Equation 6 becomes:

$$f_{out} = (A + 10 \text{ Np}) \bullet f_{ref}$$
 (7)

If Np consists of 2 decades of counters then:

$$Np = 10 Np1 + Np0$$

(Np1 is the most significant digit),

and equation 7 becomes:

FIGURE 16 - DIRECT PROGRAMMING UTILIZING TWO-MODULUS PRESCALER




FIGURE 17 - WAVEFORMS FOR DIVIDE BY 43




FIGURE 18 - WAVEFORMS FOR DIVÍDE BY 42





FIGURE 19 - WAVEFORMS FOR DIVIDE BY 44



 $f_{out} = (100 \text{ Np}_1 + 10 \text{ Np}_0 + \text{A}) f_{ref}.$ 

To do variable modulus prescaling using the MC12012 and programmable divide by N counters (MC4016, MC4018, one additional part is required: the MC12014 (Counter Control Logic).

In variable modulus prescaling the MC12014 serves a dual purpose: it detects the terminal (zero) count of the A counter, to switch the modulus of the MC12012; and it extends the maximum operating frequency of the programmable counters to above 25 MHz. (See the MC12014 data sheet for a detailed description of the Counter Control Logic).

Figure 16 shows the method of interconnecting the MC12012, MC12014, and MC4016 (or MC4018) for variable modulus prescaling. To understand the operation of the circuit shown in Figure 16, consider division by 43. Division by 43 is done by programming Np<sub>1</sub> = 0, Np<sub>0</sub> = 4, and A=3.

Waveforms for various points in the circuit are shown in Figure 17 for this division. From the waveforms it may be seen that the two-modulus prescaler starts in the divide by 11 mode, and the first input pulse causes point A to go high. This positive transition decrements the Np counter to 3, and counter A to 2.

After 11 pulses, point (A) again goes high; the Np counter decrements to 2 and the A counter to 1. The "2" contained in the Np counter enables the inputs to the frequency extender portion of the MC12014. After 11 more pulses point (A) goes high again.

With this position transition at (A), the output (fout) of the MC12014 goes low, the Np counter goes to 1,

and the A counter goes to 0. The zero state of the A counter is detected by the MC12014, causing point (B) to go to 1 and changing the modulus of the MC12012 to 10 at the start of the cycle.

When fout goes low, the programmable counters are reset to the programmed number. After 11 pulses (the enable went high after the start of the cycle and therefore doesn't change the modulus until the next cycle), point (A) makes another positive transition. This positive transition causes fout to return high, release the preset on the counter, and generates a pulse to clear the latch (return point (B) to 0).

After 10 pulses the cycle begins again (point B was high prior to point A going high). The number of input pulses that have occured during this entire operation is: 11 + 11 + 11 + 10 = 43. Figures 18 and 19 show the waveforms for divide by 42 and divide by 44 respectively.

The variable modulus prescaling technique may be used in any application as long as the number in the Np counter is greater than or equal to the number in the A counter. Failure to observe this rule will result in erroneous results. (For example, for the system shown in Figure 16 if the number 45 is programmed, the circuit actually will divide by 44. This is not a serious restriction since Np is greater than A in most applications).

It is important to note that the A counter has been composed of only one counter for discussion only; where required, the A counter may be made as large as needed by cascading several programmable counters. Figure 20 shows the method of interconnecting counters. Operation is previously described. The number of stages in the A counter should not exceed the number of stages for the





FIGURE 20 - METHOD OF INTERCONNECTING COUNTERS

6

FIGURE 21 - DIRECT PROGRAMMING 100-200 MHz SYNTHESIZER IN 50 kHz STEPS





6

Np counters. As many counters as desired may be cascaded, as long as fan-in and fan-out rules for each part are observed.

The theory of "variable modulus prescaling" developed above, examined a case in which the upper modulus of the two-modulus prescaler was 1 greater than the lower modulus. However, the technique described is by no means limited to this one special case. There are applications in which it is desirable to use moduli other than P/(P+1).

It can be shown that for a general case in which the moduli of the two-modulus prescaler are P and P+M, equation 6 becomes:

$$f_{out} = [(NP - A)P + A(P + M)] \bullet f_{ref}$$

or

$$f_{out} = [NP \bullet P + M \bullet A] \bullet f_{ref}.$$
 (8)


From equation 8 it may be seen that the upper modulus of the two-modulus prescaler has no effect on the Np counter, and that the number programmed in the A counter is simply multiplied by M.

#### **APPLICATIONS**

There is no one procedure which will always yield the best counter configuration for all possible MC12012 applications. Each designer will develop his own special design for the counter portion of his PLL system.

An insight into some of the various possible counter schemes may be obtained by considering the various PLL systems shown in Figures 21, 22, and 23. These examples were chosen to show some of the moduli that may be obtained by using the MC12012.

#### FIGURE 23 - UHF SYNTHESIZER USING 10/12 COUNTER



Ć