# Dual Complementary Pair Plus Inverter

The MC14007UB multipurpose device consists of three N–Channel and three P–Channel enhancement mode devices packaged to provide access to each device. These versatile parts are useful in inverter circuits, pulse–shapers, linear amplifiers, high input impedance amplifiers, threshold detectors, transmission gating, and functional gating.

## Features

- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low–power TTL Loads or One Low–power Schottky TTL Load Over the Rated Temperature Range
- Pin-for-Pin Replacement for CD4007A or CD4007UB
- This device has 2 outputs without ESD Protection. Antistatic precautions must be taken.
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable
- This Device is Pb-Free and is RoHS Compliant

### MAXIMUM RATINGS (Voltages Referenced to V<sub>SS</sub>)

Symbol	Parameter	Value	Unit
V <sub>DD</sub>	DC Supply Voltage Range	-0.5 to +18.0	V
V <sub>in</sub> , V <sub>out</sub>	V <sub>in</sub> , V <sub>out</sub> Input or Output Voltage Range –0.8 (DC or Transient)		V
I <sub>in</sub> , I <sub>out</sub>	Input or Output Current (DC or Transient) per Pin	±10	mA
P <sub>D</sub>	Power Dissipation, per Package (Note 1)	500	mW
T <sub>A</sub>	Ambient Temperature Range	-55 to +125	°C
T <sub>stg</sub>	Storage Temperature Range	-65 to +150	°C
ΤL	Lead Temperature (8 second Soldering)	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Temperature Derating: "D/DW" Package: -7.0 mW/°C from 65°C 5o 125°C.



## **ON Semiconductor®**

http://onsemi.com




D SUFFIX CASE 751A

## **PIN ASSIGNMENT**


D-P <sub>B</sub> [	1●	14	] v <sub>dd</sub>			
S–P <sub>B</sub> [	2	13	D-P <sub>A</sub>			
GATE <sub>B</sub>	3	12	] OUT <sub>C</sub>			
S–N <sub>B</sub> [	4	11	] S-P <sub>C</sub>			
D–N <sub>B</sub> [	5	10	GATE <sub>C</sub>			
GATE <sub>A</sub> [	6	9	] S–N <sub>C</sub>			
v <sub>ss</sub> [	7	8	D–N <sub>A</sub>			
D = DRAIN						
S = SOURCE						

### MARKING DIAGRAM




### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.



Substrates of P–Channel devices internally connected to  $V_{DD}$ ; substrates of N–Channel devices internally connected to  $V_{SS}$ .






Figure 2. Schematic

				–55°C			25°C			125°C	
Symbol	Characteristic		V <sub>DD</sub> Vdc	Min	Max	Min	Typ (Note 2)	Max	Min	Max	Unit
V <sub>OL</sub>	Output Voltage V <sub>in</sub> = V <sub>DD</sub> or 0	"0" Level	5.0 10 15	- - -	0.05 0.05 0.05	- - -	0 0 0	0.05 0.05 0.05	- - -	0.05 0.05 0.05	Vdc
V <sub>OH</sub>	V <sub>in</sub> = 0 or V <sub>DD</sub>	"1" Level	5.0 10 15	4.95 9.95 14.95	- - -	4.95 9.95 14.95	5.0 10 15	- - -	4.95 9.95 14.95	- - -	Vdc
V <sub>IL</sub>	Input Voltage $(V_O = 4.5 \text{ Vdc})$ $(V_O = 9.0 \text{ Vdc})$ $(V_O = 13.5 \text{ Vdc})$	"0" Level	5.0 10 15	- - -	1.0 2.0 2.5	- - -	2.25 4.50 6.75	1.0 2.0 2.5		1.0 2.0 2.5	Vdc
VIH	$(V_O = 0.5 \text{ Vdc})$ $(V_O = 1.0 \text{ Vdc})$ $(V_O = 1.5 \text{ Vdc})$	"1" Level	5.0 10 15	4.0 8.0 12.5	- - -	4.0 8.0 12.5	2.75 5.50 8.25	- - -	4.0 8.0 12.5	- - -	Vdc
I <sub>OH</sub>	$\begin{array}{l} \text{Output Drive Current} \\ (\text{V}_{\text{OH}} = 2.5 \ \text{Vdc}) \\ (\text{V}_{\text{OH}} = 4.6 \ \text{Vdc}) \\ (\text{V}_{\text{OH}} = 9.5 \ \text{Vdc}) \\ (\text{V}_{\text{OH}} = 13.5 \ \text{Vdc}) \end{array}$	Source	5.0 5.0 10 15	-3.0 -0.64 -1.6 -4.2	- - -	-2.4 -0.51 -1.3 -3.4	-5.0 -1.0 -2.5 -10	- - -	-1.7 -0.36 -0.9 -2.4	- - -	mAdc
I <sub>OL</sub>	$(V_{OL} = 0.4 \text{ Vdc})$ $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$	Sink	5.0 10 15	0.64 1.6 4.2	- - -	0.51 1.3 3.4	1.0 2.5 10	- - -	0.36 0.9 2.4	- - -	mAdc
l <sub>in</sub>	Input Current		15	-	±0.1	-	±0.00001	±0.1	-	±1.0	μAdc
C <sub>in</sub>	Input Capacitance (V <sub>in</sub> = 0)		-	-	-	-	5.0	7.5	-	-	pF
I <sub>DD</sub>	Quiescent Current (Per Package)		5.0 10 15	- - -	0.25 0.5 1.0	- - -	0.0005 0.0010 0.0015	0.25 0.5 1.0	- - -	7.5 15 30	μAdc
Ι <sub>Τ</sub>	Total Supply Current (Notes (Dynamic plus Quiescer Per Gate) (C <sub>L</sub> = 50 pF)		5.0 10 15		•	I <sub>T</sub> = (1.	7 μA/kHz) f + 4 μA/kHz) f + 2 μA/kHz) f +	⊦ I <sub>DD</sub> /6	•		μAdc

#### ELECTRICAL CHARACTERISTICS (Voltages Referenced to V<sub>SS</sub>)


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
2. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
3. The formulas given are for the typical characteristics only at 25°C.
4. To calculate total supply current at loads other than 50 pF: I<sub>T</sub>(C<sub>L</sub>) = I<sub>T</sub>(50 pF) + (C<sub>L</sub> - 50) Vfk where: I<sub>T</sub> is in µA (per package), C<sub>L</sub> in pF, V = (V<sub>DD</sub> - V<sub>SS</sub>) in volts, f in kHz is input frequency, and k = 0.003.


Symbol	Characteristic	V <sub>DD</sub> Vdc	Min	<b>Typ</b> (Note 6)	Max	Unit
t <sub>TLH</sub>	Output Rise Time $t_{TLH} = (1.2 \text{ ns/pF}) C_L + 30 \text{ ns}$ $t_{TLH} = (0.5 \text{ ns/pF}) C_L + 20 \text{ ns}$ $t_{TLH} = (0.4 \text{ ns/pF}) C_L + 15 \text{ ns}$	5.0 10 15	- - -	90 45 35	180 90 70	ns
t <sub>THL</sub>	Output Fall Time $t_{THL} = (1.2 \text{ ns/pF}) C_L + 15 \text{ ns}$ $t_{THL} = (0.5 \text{ ns/pF}) C_L + 15 \text{ ns}$ $t_{THL} = (0.4 \text{ ns/pF}) C_L + 10 \text{ ns}$	5.0 10 15	- - -	75 40 30	150 80 60	ns
t <sub>PLH</sub>	Turn–Off Delay Time $t_{PLH} = (1.5 \text{ ns/pF}) \text{ C}_L + 35 \text{ ns}$ $t_{PLH} = (0.2 \text{ ns/pF}) \text{ C}_L + 20 \text{ ns}$ $t_{PLH} = (0.15 \text{ ns/pF}) \text{ C}_L + 17.5 \text{ ns}$	5.0 10 15	- - -	60 30 25	125 75 55	ns
t <sub>PHL</sub>	Turn–On Delay Time $t_{PHL} = (1.0 \text{ ns/pF}) \text{ C}_{L} + 10 \text{ ns}$ $t_{PHL} = (0.3 \text{ ns/pF}) \text{ C}_{L} + 15 \text{ ns}$ $t_{PHL} = (0.2 \text{ ns/pF}) \text{ C}_{L} + 15 \text{ ns}$	5.0 10 15	- - -	60 30 25	125 75 55	ns

#### **SWITCHING CHARACTERISTICS** (Note 5) ( $C_L = 50 \text{ pF}, T_A = 25^{\circ}C$ )

5. The formulas given are for the typical characteristics only. Switching specifications are for device connected as an inverter.

6. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.





All unused inputs connected to ground.




Figure 3. Typical Output Source Characteristics




These typical curves are not guarantees, but are design aids. Caution: The maximum current rating is 10 mA per pin.





Figure 5. Switching Time and Power Dissipation Test Circuit and Waveforms

## APPLICATIONS

The MC14007UB dual pair plus inverter, which has access to all its elements offers a number of unique circuit applications. Figures 1, 6, and 7 are a few examples of the device flexibility.







Substrates of P–Channel devices internally connected to  $V_{DD}$ ; Substrates of N–Channel devices internally connected to  $V_{SS}$ .

Figure 7. AOI Functions Using Tree Logic


## **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>		
MC14007UBDG	SOIC-14 (Pb-Free)	55 Units / Rail		
MC14007UBDR2G	SOIC-14 (Pb-Free)	2500 / Tape & Reel		
NLV14007UBDR2G*	SOIC-14 (Pb-Free)	2500 / Tape & Reel		

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
 \*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP

Capable.

#### PACKAGE DIMENSIONS



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the IIII are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at tww.onsemic.com/site/pdt/Patent–Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights on the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC forducts for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, aflilates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regard

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative