



MC14511

CMOS IC

BCD-TO-SEVEN SEGMENT LATCH/DECODER/DRIVER

DESCRIPTION

The UTC **MC14511** BCD-to-seven segment latch/decoder/driver is constructed with complementary MOS (CMOS) enhancement mode devices and NPN bipolar output drivers in a single monolithic structure. The circuit provides the functions of a 4-bit storage latch, an 8421 BCD-to-seven segment decoder, and an output drive capability. Lamp test (\overline{LT}), blanking (\overline{BI}), and latch enable (LE) inputs are used to test the display, to turn-off or pulse modulate the brightness of the display, and to store a BCD code, respectively. It can be used with seven-segment light-emitting diodes (LED), incandescent, fluorescent, gas discharge, or liquid crystal readouts either directly or indirectly.

Applications include instrument (e.g., counter, DVM, etc.) display driver, computer/calculator display driver, cockpit display driver, and various clock, watch, and timer uses.


FEATURES

- * Low Logic Circuit Power Dissipation
- * High-Current Sourcing Outputs (Up to 25 mA)
- * Latch Storage of Code
- * Blanking Input
- * Lamp Test Provision
- * Readout Blanking on all Illegal Input Combinations
- * Lamp Intensity Modulation Capability
- * Time Share (Multiplexing) Facility
- * Supply Voltage Range = 3.0V ~ 18V


ORDERING INFORMATION

Ordering Number		Package	Packing
Lead Free	Halogen Free		
MC14511L-D16-T	MC14511G-D16-T	DIP-16	Tube
MC14511L-S16-R	MC14511G-S16-R	SOP-16	Tape Reel


<p>MC14511G-D16-T</p> <p>(1) Packing Type (2) Package Type (3) Green Package</p>	<p>(1) T: Tube, R: Tape Reel (2) D16: DIP-16, S16: SOP-16 (3) G: Halogen Free and Lead Free, L: Lead Free</p>
--	---




MARKING



PIN CONFIGURATION



DISPLAY




TRUTH TABLE

Inputs							Outputs							
LE	BI	LT	D	C	B	A	a	b	c	d	e	f	g	Display
X	X	0	X	X	X	X	1	1	1	1	1	1	1	8
X	0	1	X	X	X	X	0	0	0	0	0	0	0	Blank
0	1	1	0	0	0	0	1	1	1	1	1	1	0	0
0	1	1	0	0	0	1	0	1	1	0	0	0	0	1
0	1	1	0	0	1	0	1	1	0	1	1	0	1	2
0	1	1	0	0	1	1	1	1	1	1	0	0	1	3
0	1	1	0	1	0	0	0	1	1	0	0	1	1	4
0	1	1	0	1	0	1	1	0	1	1	0	1	1	5
0	1	1	0	1	1	0	0	0	1	1	1	1	1	6
0	1	1	0	1	1	1	1	1	0	0	0	0	0	7
0	1	1	1	0	0	0	1	1	1	1	1	1	1	8
0	1	1	1	0	0	1	1	1	1	0	0	1	1	9
0	1	1	1	0	1	0	0	0	0	0	0	0	0	Blank
0	1	1	1	0	1	1	0	0	0	0	0	0	0	Blank
0	1	1	1	1	0	0	0	0	0	0	0	0	0	Blank
0	1	1	1	1	0	1	0	0	0	0	0	0	0	Blank
0	1	1	1	1	1	0	0	0	0	0	0	0	0	Blank
0	1	1	1	1	1	1	0	0	0	0	0	0	0	Blank
1	1	1	X	X	X	X	*							*

X=Don't Care

*Depends upon the BCD code previously applied when LE=0

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS (Note 3)

PARAMETER	SYMBOL	RATINGS	UNIT
DC Supply Voltage Range	V_{DD}	-0.5 ~ +18.0	V
Input Voltage Range, All Inputs	V_{IN}	-0.5 ~ $V_{DD}+0.5$	V
DC Current Drain per Input Pin	I	10	mA
Power Dissipation, per Package	P_D	500	mW
Maximum Output Drive Current (Source) per Output	I_{OHMAX}	25	mA
Maximum Continuous Output Power (Source) per Output (Note 2)	P_{OHMAX}	50	mW
Operating Temperature Range	T_A	-55 ~ +125	°C
Storage Temperature Range	T_{STG}	-65 ~ +150	°C

Notes: 1. Absolute maximum ratings are those values beyond which the device could be permanently damaged.

Absolute maximum ratings are stress ratings only and functional device operation is not implied.

2. $P_{OHMAX} = I_{OH} (V_{DD} - V_{OH})$

3. This device contains protection circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. A destructive high current mode may occur if V_{IN} and V_{OUT} are not constrained to the range:

$$V_{SS} \leq (V_{IN} \text{ or } V_{OUT}) \leq V_{DD}$$

Due to the sourcing capability of this circuit, damage can occur to the device if V_{DD} is applied, and the outputs are shorted to V_{SS} and are at a logical 1 (See Maximum Ratings).

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}).

■ ELECTRICAL CHARACTERISTICS ($T_A=25^\circ\text{C}$, unless otherwise specified)

PARAMETER		SYMBOL	V_{DD} V_{DC}	TEST CONDITIONS	MIN	TYP (Note 1)	MAX	UNIT
Output Voltage	"0" Level	V_{OL}	5.0	$V_{IN}=V_{DD}$ or 0		0	0.05	V
			10		0	0.05		
			15		0	0.05		
Output Voltage	"1" Level	V_{OH}	5.0	$V_{IN}=0$ or V_{DD}	4.1	4.57		V
			10		9.1	9.58		
			15		14.1	14.59		
Input Voltage (Note 1)	"0" Level	V_{IL}	5.0	$V_O=3.8$ or 0.5 V		2.25	1.5	V
			10		$V_O=8.8$ or 1.0 V	4.50	3.0	
			15		$V_O=13.8$ or 1.5V	6.75	4.0	
	"1" Level	V_{IH}	5.0	$V_O=0.5$ or 3.8 V	3.5	2.75		V
10			$V_O=1.0$ or 8.8 V		7.0	5.50		
15			$V_O=1.5$ or 13.8 V		11	8.25		
Output Drive Voltage (Source)		V_{OH}	5.0	$I_{OH}=0\text{mA}$ $I_{OH}=5.0\text{mA}$ $I_{OH}=10\text{mA}$ $I_{OH}=15\text{mA}$ $I_{OH}=20\text{mA}$ $I_{OH}=25\text{mA}$	4.1	4.57		V
					3.9	4.24		
					3.4	4.12		
			10		9.1	9.58		V
					9.0	9.26		
					8.6	9.17		
				9.04				
				8.90				
				8.70				

■ ELECTRICAL CHARACTERISTICS (Cont.) (T_A=25°C, unless otherwise specified)

PARAMETER	SYMBOL	V _{DD} V _{DC}	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Output Drive Voltage (Source)	V _{OH}	15	I _{OH} =0mA I _{OH} =5.0mA I _{OH} =10mA I _{OH} =15mA I _{OH} =20mA I _{OH} =25mA	14.1 14 13.6	14.59 14.27 14.18 14.07 13.95 13.70		V
Output Drive Current (Sink)	I _{OL}	5.0 10 15	V _{OL} =0.4V V _{OL} =0.5V V _{OL} =1.5V	0.51 1.3 3.4	0.88 2.25 8.8		mA
Input Current	I _{IN}	15			±0.00001	±0.1	μA
Input Capacitance	C _{IN}				5.0	7.5	pF
Quiescent Current	I _{DD}	5.0 10 15	(Per Package) V _{IN} =0 or V _{DD} , I _{OUT} =0μA		0.005 0.010 0.015	5.0 10 20	μA
Total Supply Current (Notes 2 & 3)	I _T	5.0 10 15	(Dynamic plus Quiescent, Per Package) (C _L =50pF on all outputs, all buffers switching)			I _T =(1.9μA/kHz) f+I _{DD} I _T =(3.8μA/kHz) f+I _{DD} I _T =(5.7μA/kHz) f+I _{DD}	μA

Notes: 1. Noise immunity specified for worst-case input combination..

Noise Margin for both "1" and "0" level =

1.0 V min @ V_{DD} = 5.0 V

2.0 V min @ V_{DD} = 10 V

2.5 V min @ V_{DD} = 15 V

2. The formulas given are for the typical characteristics only at 25°C.

3. To calculate total supply current at loads other than 50 pF:

$$I_T(C_L) = I_T(50 \text{ pF}) + 3.5 \times 10^{-3} (C_L - 50) V_{DD}f.$$


Where: I_T is in μA (per package), C_L in pF, V_{DD} in Vdc, and f in kHz is input frequency

■ SWITCHING CHARACTERISTICS (Note 1) ($C_L=50\text{pF}$, $T_A=25^\circ\text{C}$)

PARAMETER	SYMBOL	V_{DD} V_{DC}	TEST CONDITIONS	Min	TYP	MAX	UNIT
Output Rise Time	t_{TLH}	5.0	$t_{TLH}=(0.40 \text{ ns/pF}) C_L+20 \text{ ns}$		40	80	ns
		10	$t_{TLH}=(0.25 \text{ ns/pF}) C_L+17.5 \text{ ns}$		30	60	
		15	$t_{TLH}=(0.20 \text{ ns/pF}) C_L+15 \text{ ns}$		25	50	
Output Fall Time	t_{THL}	5.0	$t_{THL}=(1.5 \text{ ns/pF}) C_L+50 \text{ ns}$		125	250	ns
		10	$t_{THL}=(0.75 \text{ ns/pF}) C_L+37.5 \text{ ns}$		75	150	
		15	$t_{THL}=(0.55 \text{ ns/pF}) C_L+37.5 \text{ ns}$		65	130	
Data Propagation Delay Time	t_{PLH}	5.0	$t_{PLH}=(0.40 \text{ ns/pF}) C_L+620 \text{ ns}$		640	1280	ns
		10	$t_{PLH}=(0.25 \text{ ns/pF}) C_L+237.5 \text{ ns}$		250	500	
		15	$t_{PLH}=(0.20 \text{ ns/pF}) C_L+165 \text{ ns}$		175	350	
	t_{PHL}	5.0	$t_{PHL}=(1.3 \text{ ns/pF}) C_L+655 \text{ ns}$		720	1440	
		10	$t_{PHL}=(0.60 \text{ ns/pF}) C_L+260 \text{ ns}$		290	580	
		15	$t_{PHL}=(0.35 \text{ ns/pF}) C_L+182.5 \text{ ns}$		200	400	
Blank Propagation Delay Time	t_{PLH}	5.0	$t_{PLH}=(0.30 \text{ ns/pF}) C_L+585 \text{ ns}$		600	750	ns
		10	$t_{PLH}=(0.25 \text{ ns/pF}) C_L+187.5 \text{ ns}$		200	300	
		15	$t_{PLH}=(0.15 \text{ ns/pF}) C_L+142.5 \text{ ns}$		150	220	
	t_{PHL}	5.0	$t_{PHL}=(0.85 \text{ ns/pF}) C_L+442.5 \text{ ns}$		485	970	
		10	$t_{PHL}=(0.45 \text{ ns/pF}) C_L+177.5 \text{ ns}$		200	400	
		15	$t_{PHL}=(0.35 \text{ ns/pF}) C_L+142.5 \text{ ns}$		160	320	
Lamp Test Propagation Delay Time	t_{PLH}	5.0	$t_{PLH}=(0.45 \text{ ns/pF}) C_L+290.5 \text{ ns}$		313	625	ns
		10	$t_{PLH}=(0.25 \text{ ns/pF}) C_L+112.5 \text{ ns}$		125	250	
		15	$t_{PLH}=(0.20 \text{ ns/pF}) C_L+80 \text{ ns}$		90	180	
	t_{PHL}	5.0	$t_{PHL}=(1.3 \text{ ns/pF}) C_L+248 \text{ ns}$		313	625	
		10	$t_{PHL}=(0.45 \text{ ns/pF}) C_L+102.5 \text{ ns}$		125	250	
		15	$t_{PHL}=(0.35 \text{ ns/pF}) C_L+72.5 \text{ ns}$		90	180	
Setup Time	t_{su}	5.0		100			ns
		10		40			
		15		30			
Hold Time	t_h	5.0		60			ns
		10		40			
		15		30			
Latch Enable Pulse Width	t_{WL}	5.0		520	260		ns
		10		220	110		
		15		130	65		


Note 1: The formulas given are for the typical characteristics only.

SWITCHING TIME WAVEFORMS



Input LE low, and Inputs D, $\overline{B1}$ and \overline{LT} high.
 f in respect to a system clock.
 All outputs connected to respective C L loads.

Figure 1. Dynamic Power Dissipation Signal Waveforms



(a) Inputs D and LE low, and Inputs A, B, $\overline{B1}$ and \overline{LT} high



(b) Input D low, Inputs A, B, $\overline{B1}$ and \overline{LT} high

(c) Data DCBA strobed into latches.


Figure 2. Dynamic Signal Waveforms

■ CONNECTIONS TO VARIOUS DISPLAY READOUTS


LIGHT EMITTING DIODE (LED) READOUT




INCANDESCENT READOUT




FLUORESCENT READOUT



GAS DISCHARGE READOUT



LIQUID CRYSTAL(LCD) READOUT



** A filament pre-warm resistor is recommended to reduce filament thermal shock and increase the effective cold resistance of the filament.

Direct dc drive of LCD's not recommended for life of LCD readouts.

UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.