

Mutarola CHOS/NMOS Special functions Dabbak



# MC145157-1 MC145158-1

# **Advance Information**

#### SERIAL INPUT PLL FREQUENCY SYNTHESIZERS

The MC145157-1 and MC145158-1 have fully programmable 14-bit reference counters, as well as fully programmable  $\pm$  N (MC145157-1) and  $\pm$  N/  $\pm$  A (MC145158-1) counters. The counters are programmed serially through a common data input and latched into the appropriate

counter latch, according to the last data bit (control bit) entered.

When combined with a loop filter and VCO, these devices can provide all the remaining functions for a PLL frequency synthesizer operating up to the device's frequency limit. For higher VCO frequency operation, a down mixer or a fixed-divide prescaler can be used between the VCO and the PLL for the MC145157-1 and a dual-modulus prescaler for the MC145158-1.

The MC145157-1 and MC145158-1 offer improved performance over the MC145157 and MC145158. Modulus Control output drive has been increased and the ac characteristics have been improved. Input current requirements have also been modified.

- General Purpose Applications: CATV AM/FM Radios Two-Way Radios TV Tuning Scanning Receivers Amateur Radio
- Low Power Consumption
- 3.0 to 9.0 V Supply Range
- Fully Programmable Reference and + N Counters
- + R Range = 3 to 16383
- ÷ N Range = 3 to 16383 for the MC145157-1 = 3 to 1023 for the MC145158-1
- Dual Modulus Capability for the MC145158-1 + A Range = 0 to 127
- f<sub>V</sub> and f<sub>r</sub> Outputs
- Lock Detect Signal
- Compatible with the Serial Peripheral Interface (SPI) on CMOS
- "Linearized" Digital Phase Detector
- Single-Ended (Three-State) or Double-Ended Phase Detector Outputs

# HIGH-PERFORMANCE **CMOS**

LOW-POWER COMPLEMENTARY MOS SILICON-GATE

SERIAL INPUT PLL FREQUENCY SYNTHESIZER







MC145157L1 MC145158L1 CERAMIC PACKAGE CASE 620

MC145158P1 PLASTIC PACKAGE CASE 648


#### PIN ASSIGNMENT






This is advance information and specifications are subject to change without notice.





### MC145158-1



\*

2

Vindo i

# MC145157-1, MC145158-1

MAXIMUM RATINGS\* (Voltages Referenced to Vss)

Symbol	Parameter	Value	Unit
V <sub>DD</sub>	DC Supply Voltage	-0.5 to +10	٧
Vin, Vout	Input or Output Voltage (DC or Transient)	-0.5 to V <sub>DD</sub> +0.5	٧
lin, lout	Input or Output Current (DC or Transient), per Pin	± 10	mA
IDD, ISS	Supply Current, VDD or VSS Pins	±30	mA
PD	Power Dissipation, per Package†	500	mW
Tstg	Storage Temperature	- 65 to + 150	°C
TL	Lead Temperature (8-Second Soldering)	260	°C

\*Maximum Ratings are those values beyond which damage to the device may occur. 
 \*Power Dissipation Temperature Derating:
 Plastic "P" Package: — 12 mW/°C from 65°C to 85°C
 Ceramic "L" Package: No derating

ELECTRICAL CHARACTERISTICS (Voltages Referenced to VSS)

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be it is advised that normal precautions be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation it is recommended that V<sub>In</sub> and V<sub>Out</sub> be constrained to the range V<sub>S</sub>≤(V<sub>In</sub> or V<sub>Out</sub>) ≤ V<sub>DD</sub>.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V<sub>SS</sub> or V<sub>DD</sub>).

			-4	0°C		25°C		85	°C	
Characteristic	Symbol	VDD	Min	Max	Min	Тур	Max	Min	Max	Units
Power Supply Voltage Range	V <sub>DD</sub>	-	3	9	3	-	9	3	9	V
Output Voltage 0 Level	VOL	3	-	0.05	-	0.001	0.05	-	0.05	V
V <sub>in</sub> =0 V or V <sub>DD</sub>		5	-	0.05	-	0.001	0.05	-	0.05	
l <sub>out</sub> ≈0 μA		9	-	0.05	-	0.001	0.05	-	0.05	
1 Level	VOH	3	2.95	-	2.95	2.999	-	2.95	-	
		5	4.95	-	4.95	4.999	-	4.95	-	
		9	8.95	-	8.95	8.999	-	8.95	-	
Input Voltage 0 Level	VIL	3	-	0.9	-	1.35	0.9	-	0.9	V
$V_{out} = 0.5 \text{ V or } V_{DD} - 0.5 \text{ V}$		5	-	1.5	-	2.25	1.5	-	1.5	
(All Outputs Except OSCout)		9	-	2.7	-	4.05	2.7	-	2.7	
1 Level	VIH	3	2.1	-	2.1	1.65	-	2.1	-	
		5	3.5	-	3.5	2.75	-	3.5	-	
		9	6.3	-	6.3	4.95	-,	6.3	-	
Output Current - Modulus Control	ІОН									mA
$V_{out} = 2.7 V$ Source		3	-0.60	-	-0.50	-1.5	-	-0.30	-	
V <sub>out</sub> = 4.6 V		5	-0.90	-	-0.75	-2.0	-	- 0.50	-	
V <sub>out</sub> = 8.5 V		9	- 1.50	-	- 1.25	- 3.2	-	-0.80	-	
$V_{out} = 0.3 V$ Sink	IOL	3	1.30	-	1.10	5.0	-	0.66	-	
V <sub>out</sub> = 0.4 V		5	1.90	-	1.70	6.0	-	1.08	-	
V <sub>out</sub> = 0.5 V		9	3.80	-	3.30	10.0	-	2.10	-	
Output Current - Other Outputs	ЮН									mA
V <sub>out</sub> = 2.7 V Source		3	-0.44	-	-0.35	-1.0	-	-0.22	-	
V <sub>out</sub> = 4.6 V		5	-0.64	-	-0.51	-1.2	-	-0.36	-	
V <sub>out</sub> = 8.5 V		9	- 1.30	-	- 1.00	-2.0	-	-0.70	-	
V <sub>out</sub> = 0.3 V Sink	IOL	3	0.44	-	0.35	1.0	-	0.22	-	
V <sub>out</sub> = 0.4 V		5	0.64		0.51	1.2	-	0.36	-	
V <sub>out</sub> = 0.5 V		9	1.30	-	1.00	2.0	-	0.70	-	
Input Current - Data, Clock, Enable	lin	9	-	±0.3	-	± 0.00001	±0.1	- 1	± 1.0	μΑ
Input Current - fin. OSCin	lin	9	-	± 50	-	± 10	± 25	-	± 22	μΑ
Input Capacitance	Cin	-	-	10	-	6	10	-	10	pF
3-State Output Capacitance - PDout	Cout	-	-	10	-	6	10		10	pF
Quiescent Current	IDD	3	-	800	-	200	800	-	1600	μА
Vin=0 V or VDD		5	-	1200	-	300	1200	-	2400	
I <sub>out</sub> = 0 µA		9	-	1600	-	400	1600	-	3200	
3-State Leakage Current - PD <sub>out</sub> V <sub>out</sub> =0 V or 9 V	loz	9	-	±0.3	-	±0.0001	±0.1	-	±3.0	μА

CMITCHING CHARACTERISTICS (TA = 25	00 C	- 50 -51
CIMITEMING CHANACTERISTICS (1 A = 25	, C. C	1 = 50 pr)

Characteristic	Symbol	VDD	Min	Тур	Max	Units
Output Rise Time, Modulus Control (Figures 2 and 8)	TLH	3	-	50	115	ns
		5	-	30	60	
		9	-	20	40	
Output Fall Time, Modulus Control (Figures 2 and 8)	THL	3	-	25	60	ns
		5	-	17	34	
		9	-	15	30	
Output Rise and Fall Time, LD, fy, fR, S/Rout, $\phi$ V, $\phi$ R (Figures 2 and 8)	tTLH.	3	-	60	140	ns
	THL	5	-	40	80	
		9	-	30	60	
Propagation Delay Time	tPLH.	3	-	55	125	ns
fin to Modulus Control (Figures 3 and 8)	tPHL	5	-	40	80	
		9	-	25	50	
Setup Times	tsu	3	30	. 12	-	ns
Data to Clock (Figure 4)		5	20	10	-	
		9	18	9	-	
Clock to Enable (Figure 4)		3	70	30	-	
		5	32	16	-	
		9	25	12	-	
Hold Time	th	3	12	-8	-	ns
Clock to Data (Figure 4)		5	12	-6	-	
		9	15	-5	-	
Recovery Time	trec	3	5	- 15	-	ns
Enable to Clock (Figure 4)		5	10	-8	-	
		9	20	0	-	
Output Pulse Width	two	3	25	100	175	ns
φ <sub>R</sub> , φ <sub>V</sub> with f <sub>R</sub> in Phase with f <sub>V</sub> (Figures 5 and 8)		5	20	60	100	
		9	10	40	70	
nput Rise and Fall Times	tr, tr	3	-	20	5	μS
Any Input (Figure 6)		5	-	5	2	
		9	-	2	0.5	
nput Pulse Width, Enable, Clock (Figure 7)	tw	3	40	30	-	ns
		5	35	20	-	
		9	25	15	_	

#### PIN DESCRIPTIONS

For the following text, the dash number has been omitted from the part number for simplicity.


# INPUTS

OSCin, OSC<sub>out</sub> (Pins 1, 2) — These pins form an on-chip reference oscillator when connected to terminals of an external parallel resonant crystal. Frequency setting capacitors of appropriate value must be connected from OSC<sub>in</sub> to ground and OSC<sub>out</sub> to ground. OSC<sub>in</sub> may also serve as the input for an externally-generated reference signal. This signal will typically be AC coupled to OSC<sub>in</sub>, but for larger amplitude signals (standard CMOS-logic levels) DC coupling may also be used. In the external reference mode, no connection is required to OSC<sub>out</sub>.


fin (Pin 8) — Input frequency from VCO output. A rising edge signal on this input decrements the + N counter (+ A or + N counter for the MC145158). This input has an inverter biased in the linear region to allow use with AC signals as low as 500 mV p-p or with a square wave of VDD to VSS.

Clock, Data (Pins 9, 10) — Shift register clock and data input. Each low-to-high transition of the clock shifts one bit of data into the on-chip shift registers. The last data bit entered determines which counter storage latch is activated; a logic one selects the reference counter latch and a logic zero selects the + N counter latch (+ A, + N counter latch for the MC145158). The data entry format is as follows:

MC145157 + R and + N Data Input MC145158 + R Data Input



MC145158 + A, + N Data Input



#### OUTPUTS

 $f_R$ ,  $f_V$  (Pins 13, 3) — Divided reference and  $f_{in}$  frequency outputs. The  $f_R$  and  $f_V$  outputs are connected internally to the +R and +N counter outputs respectively, allowing the counters to be used independently, as well as monitoring the phase detector inputs.

phase detector inputs.
PDout (Pin 5) — Single ended (three-state) phase detector output. This output produces a loop error signal that is used with a loop filter to control a VCO. This phase detector output is described below and illustrated in Figure 9.

Frequency  $f_V > f_R$  or  $f_V$  Leading: Negative Pulses Frequency  $f_V < f_R$  or  $f_V$  Lagging: Positive Pulses Frequency  $f_V = f_R$  and Phase Coincidence: High-Impedance State  $\phi_R$ ,  $\phi_V$  (Pins 16, 15) — Double-ended phase detector outputs. These outputs can be combined externally for a loop error signal. A single-ended output is also available for this purpose (see PDout).

If frequency fv is greater than f $_R$  or if the phase of fv is leading, then error information is provided by  $\phi_V$  pulsing low.  $\phi_R$  remains essentially high (see Figure 9 for illustration).

If the frequency fy is less than f $_R$  or if the phase of fy is lagging, then error information is provided by  $\phi_R$  pulsing low;  $\phi_V$  remains essentially high.

If the frequency of  $f_V = f_R$  and both are in phase, then both  $\phi_V$  and  $\phi_R$  remain high except for a small minimum time period when both pulse low in phase.

S/R<sub>out</sub> (Pin 12 of the MC145157) — Shift register output. This output can be connected to an external shift register to provide band switching, control information, and counter programming code checking.

Modulus Control (Pin 12 of the MC145158) — Modulus control output. This output generates a signal by the on-chip control logic circuitry for controlling an external dual modulus prescaler. The modulus control level will be low at the beginning of a count cycle and will remain low until the + A counter has counted down from its programmed value. At this time, modulus control goes high and remains high until the + N counter has counted the rest of the way down from its programmed value (N — A additional counts since both + N and + A are counting down during the first portion of the cycle). Modulus control is then set back low, the counters preset to their respective programmed values, and the above sequence repeated. This provides for a total programmable divide value (N $\uparrow$ ) = N • P + A where P and P + 1 represent the dual modulus prescaler divide values respectively for high and low modulus control levels, N the number programmed into the + N counter and A the number programmed into the + A counter. Note that when a prescaler is needed, the dual modulus version offers a distinct advantage. The dual modulus prescaler allows a higher reference frequency at the phase detector input, increasing system performance capability, and simplifying the loop filter design.

LD (Pin 7) — Lock detect signal. This output is at a high logic level when the loop is locked (fg, fy of same phase and frequency), and pulses low when the loop is out of lock.

frequency), and pulses low when the loop is out of lock. REF<sub>out</sub> (Pin 14) — Buffered reference oscillator output. This output can be used as a second local oscillator, reference oscillator to another frequency synthesizer, or as the system clock to a microprocessor controller.

#### CONTROLS

Enable (Pin 11) — Latch Enable Input. A logic high on this pin latches the data from the shift register into the reference divider or + N, + A latches depending on the control bit. The reference divider latches are activated if the control bit is at a logic high and the + N, + A latches are activated if the control bit is at a logic low. A logic low on this pin allows the user to change the data in the shift registers without affecting the counters.

## DUAL MODULUS PRESCALING

The technique of dual modulus prescaling is well established as a method of achieving high performance frequency



synthesizer operation at high frequencies. Basically, the approach allows relatively low-frequency programmable counters to be used as high-frequency programmable counters with speed capability of several hundred MHz. This is possible without the sacrifice in system resolution and performance that would otherwise result if a fixed (single modulus) divider was used for the prescaler.

In dual modulus prescaling, the lower speed counters must be uniquely configured. Special control logic is necessary to select the divide value P or P+1 in the prescaler for the required amount of time (see modulus control definition). The MC145158 contains this feature and can be used with a variety of dual modulus prescalers to allow speed, complexity and cost to be tailored to the system requirements. Prescalers having P, P+1 divide values in the range of + 3/+4 to + 128/+129 can be controlled by the MC145158.

Several dual modulus prescaler approaches suitable for use with the MC145158 are given in Figure 1. The approaches range from the low cost + 15/ + 16, MC3393P device capable of system speeds in excess of 100 MHz to the MC12000 series having capabilities extending to greater than 500 MHz.

#### DESIGN GUIDELINES APPLICABLE TO THE MC145158

The system total divide value ( $N_{total}$ ) will be dictated by the application, i.e.

$$N_{total} = \frac{\text{frequency into the prescaler}}{\text{frequency into the phase detector}} = N \cdot P + A$$

N is the number programmed into the + N counter; A is the number programmed into the + A counter. P and P+1 are the two selectable divide ratios available in the two modulus prescalers. To have a range of Ntotal values in sequence, the + A counter is programmed from zero through P-1 for a particular value N in the + N counter. N is then incremented to N+1 and the + A is sequenced from zero through P-1 again.

There are minimum and maximum values that can be

There are minimum and maximum values that can be achieved for N<sub>total</sub>. These values are a function of P and the size of the + N and + A counters. the constraint N  $\geq$  A always applies. If A<sub>max</sub> = P-1 the N<sub>min</sub>  $\geq$  P-1. Then N(total-min) = (P-1) P + A or (P-1) P since A is free to assume the value of zero.

To maximize system frequency capability, the dual modulus prescaler's output must go from low to high after each group of P or P+1 input cycles. The prescaler should divide by P when its modulus control line is high and by P+1 when its modulus control is low.

For the maximum frequency into the prescaler (F<sub>VCO</sub>max), the value used for P must be large enough such that:

- A. f<sub>VCO</sub> max divided by P may not exceed the frequency capability of Pin 8 of the MC145158.
- B. The period of f<sub>VCO(max)</sub>, divided by P, must be greater than the sum of the times:
  - a. Propagation delay through the dual modulus prescaler.

 Prescaler setup or release time relative to its modulus control signal.

 Propagation time from f<sub>in</sub> to the modulus control output for the MC145158.

A sometimes useful simplification in the MC145158 programming code can be achieved by choosing the values for p of 8, 16, 32, 64 or 128. For these cases, the desired value for Ntotal will result when Ntotal in binary is used as the program code to the + N and + A counters treated in the following manner:


- A. Assume the + A counter contains "b" bits where 2b = P.
- B. Always program all higher order + A counter bits above "b" to zero.
  - C. Assume the + N counter and the + A counter (with all the higher order bits above "b" ignored) combined into a single binary counter of 10 + b bits in length. The MSB of this "hypothetical" counter is to correspond to the MSB of + N and the LSB is to correspond to the LSB of + A. The system divide value, Ntotal, now results when the value of Ntotal in binary is used to program the "New" 10 + b bit counter.

FIGURE 1 — HIGH FREQUENCY DUAL MODULUS PRESCALERS FOR USE WITH THE MC145158

MC12009	+5/+6	440 MHz Min
MC12011	+8/+9	500 MHz Min
MC12013	+ 10/ + 11	500 MHz Min
MC12015	+32/+33	225 MHz Min
MC12016	+40/+41	225 MHz Min
MC12017	+64/+65	225 MHz Min
* MC12018	+ 128/ + 129	520 MHz Min
MC3393	+ 15/ + 16	140 MHz Typ

\* Proposed Introduction 1983

By using two devices several dual modulus values are achievable




rice B	MC12009	MC12011	MC12013
MC10131	+20/+21	+32/+33	+40/+41
MC10138	+50/+51	+80/+81	+ 100/ + 101
MC10154	+40/+41 or +80/+81	+64/+65 or +128/+129	+80/+81

NOTE: MC12009, MC12011 and MC12013 are pin equivalent. MC12015, MC12016, and MC12017 are pin equivalent.

6-114


### SWITCHING WAVEFORMS



6-115

The state of the state of the state of the state of

#### PHASE LOCKED LOOP - LOW PASS FILTER DESIGN



$$\omega_{\text{n}} = \sqrt{\frac{K_{\phi}K_{\text{VCO}}}{NR_{1}C}}$$


$$\xi = \frac{N\omega_{\text{n}}}{2K_{\phi}K_{\text{VCO}}}$$

$$F(s) = \frac{1}{R_{1}CS + 1}$$

$$\omega_{\text{n}} = \sqrt{\frac{\kappa_{\phi} \text{KVCO}}{\text{NC}(\text{R}_1 + \text{R}_2)}}$$

$$\xi = 0.5\omega_{\text{n}} \left(\text{R}_2\text{C} + \frac{\text{N}}{\kappa_{\phi} \text{KVCO}}\right)$$

$$F(s) = \frac{\text{R}_2\text{CS} + 1}{\text{S}(\text{R}_1\text{C} + \text{R}_2\text{C}) + 1}$$



$$\omega_{n} = \sqrt{\frac{\kappa_{\phi} \kappa_{VCC}}{NCR_{1}}}$$

$$\xi = \frac{\omega_{n}R_{2}C}{2}$$

Assuming gain A is very large, then:

$$F(s) = \frac{R_2CS + 1}{R_1CS}$$

NOTE: Sometimes  $R_1$  is split into two series resistors each  $R_1 + 2$ . A capacitor  $C_C$  is then placed from the midpoint to ground to further filter  $\phi_V$  and  $\phi_R$ . The value of  $C_C$  should be such that the corner frequency of this network does not significantly affect  $\omega_n$ .

DEFINITIONS: N = Total Division Ratio in feedback loop  $\begin{array}{ll} {\rm K}_{\varphi} &= {\rm V}_{\rm DD}/4\pi \ {\rm for} \ {\rm PD}_{\rm out} \\ {\rm K}_{\varphi} &= {\rm V}_{\rm DD}/2\pi \ {\rm for} \ {\rm \phi V} \ {\rm and} \ {\rm \phi_R} \\ &{\rm K}_{\rm VCO} &= \frac{2\pi\Delta f_{\rm VCO}}{\Delta {\rm VVCO}} \end{array}$ 


for a typical design  $\omega_{\text{fl}} \cong \frac{2\pi \, \text{fr}}{10}$  (at phase detector input),

3 m 1

## RECOMMENDED FOR READING:

185 No. 175 P. 1

Gardner, Floyd M., Phaselock Techniques (second edition). New York, Wiley-Interscience, 1979,
Manassewitsch, Vadim, Frequency Synthesizers: Theory and Design (second edition). New York, Wiley-Interscience, 1980.
Blanchard, Alain, Phase-Locked Loops: Application to Coherent Receiver Design. New York, Wiley-Interscience, 1976.
Egan, William F., Frequency Synthesis by Phase Lock. New York, Wiley-Interscience, 1981.
Rohde, Ulrich L., Digital PLL Frequency Synthesizers Theory and Design. Englewood Cliffs, NJ, Prentice-Hall, 1983.
Berlin, Howard M., Design of Phase-Locked Loop Circuits, with Experiments. Indianapolis, Howard W. Sams and Co., 1978.
Kinley, Harold, The PLL Synthesizer Cookbook. Blue Ridge Summit, PA, Tab Books, 1980.



#### CRYSTAL OSCILLATOR CONSIDERATIONS

The following options may be considered to provide a reference frequency to Motorola's CMOS frequency synthesizers. The most desirable is discussed first.

### USE OF A HYBRID CRYSTAL OSCILLATOR

Commercially available temperature-nompensated crystal oscillators (TXCOs) or crystal-controlled data clock oscillators provide very stable reference frequencies. An oscillator capable of sinking and sourcing 50  $\mu$ A at CMOS logic levels may be direct or dc coupled to OSC<sub>in</sub>. In general, the highest frequency capability is obtained utilizing a direct-coupled square wave having a rail-to-rail (VDD to VSS) voltage swing. If the oscillator does not have CMOS logic levels on the outputs, capacitive or ac coupling to OSC<sub>in</sub> may be used. OSC<sub>Out</sub>, an unbuffered output, should be left floating.

For additional information about TXCOs and data clock oscillators, please contact: Motorola Inc., Component Products, 2553 N. Edgington St., Franklin Park, IL 60131, phone (312) 451-1000.

#### DESIGN AN OFF-CHIP REFERENCE

The user may design an off-chip crystal oscillator using ICs specifically developed for crystal oscillator applications, such as the MC12060, MC12061, MC12560, or MC12561 MECL devices. The reference signal from the MECL device is ac coupled to OSC<sub>in</sub>. For large amplitude signals (standard CMOS logic levels), dc coupling is used. OSC<sub>out</sub>, an unbuffered output, should be left floating. In general, the highest frequency capability is obtained with a direct-coupled square wave having rail-to-rail voltage swing.

#### USE OF THE ON-CHIP OSCILLATOR CIRCUITRY

The on-chip amplifier (a digital inverter) along with an appropriate crystal may be used to provide a reference source frequency. A fundamental mode crystal, parallel resonant at the desired operating frequency, should be connected as shown in Figure A.

For V<sub>DD</sub>=5 V, the crystal should be specified for a loading capacitance, C<sub>L</sub>, which does not exceed 32 pF for frequencies to approximately 8 MHz, 20 pF for frequencies in

the area of 8 to 15 MHz, and 10 pF for higher frequencies. These are guidelines that provide a reasonable compromise between IC capacitance, drive capability, swamping variations in stray and IC input/output capacitance, and realistic CL values. The shunt load capacitance, CL, presented across the crystal can be estimated to be:

$$C_L = \frac{C_{in}C_{out}}{C_{in}+C_{out}} + C_a + C_O + \frac{C1 \cdot C2}{C1+C2}$$

where  $C_{in}$  = 5 pF (see Figure C)  $C_{out}$  = 6 pF (see Figure C)

Ca = 5 pF (see Figure C)
CO = The crystal's holder capacitance (see Figure B)

C1 and C2 = External capacitors (see Figure A)

The oscillator can be "trimmed" on-frequency by making a portion or all of C1 variable. The crystal and associated components must be located as close as possible to the OSC<sub>in</sub> and OSC<sub>out</sub> pins to minimize distortion, stray capacitance, stray inductance, and startup stabilization time. In some cases, stray capacitance should be added to the values for Cin and Cout.

values for C<sub>in</sub> and C<sub>out</sub>.

Power is dissipated in the effective series resistance of the crystal, R<sub>e</sub>, in Figure B. The drive level specified by the crystal manufacturer is the maximum stress that a crystal can withstand without damage or excessive shift in frequency. R1 in Figure A limits the drive level. The use of R1 may not be necessary in some cases; i.e. R1=0 ohms.

To verify that the maximum dc supply voltage does not overdrive the crystal, monitor the output frequency as a function of voltage at OSC<sub>Out</sub>. (Care should be taken to minimize loading.) The frequency should increase very slightly as the dc supply voltage is increased. An overdriven crystal will decrease in frequency or become unstable with an increase in supply voltage. The operating supply voltage must be reduced or R1 must be increased in value if the overdriven condition exists. The user should note that the oscillator start-up time is proportional to the value of R1.

Through the process of supplying crystals for use with CMOS inverters, many crystal manufacturers have developed expertise in CMOS oscillator design with crystals. Discussions with such manufacturers can prove very helpful. See Table A.

TABLE A - PARTIAL LIST OF CRYSTAL MANUFACTURERS

NAME	ADDRESS	PHONE
United States Crystal Corp.	3605 McCart St., Ft. Worth, TX 76110	(817) 921-3013
Crystek Crystal	1000 Crystal Dr., Ft. Myers, FL 33906	(813) 936-2109
Statek Corp.	512 N. Main St., Orange, CA 92668	(714) 639-7810

# RECOMMENDED FOR READING

Technical Note TN-24, Statek Corp.

Technical Note TN-7, Statek Corp.

E. Hafner, "The Piezoelectric Crystal Unit - Definitions and Method of Measurement", *Proc. IEEE*, Vol. 57, No. 2, Feb., 1969.

D. Kemper, L. Rosine, "Quartz Crystals for Frequency Control", Electro-Technology, June, 1969.

P. J. Ottowitz, "A Guide to Crystal Selection", *Electronic Design*, May, 1966.

6-119