Programmable Divide-By-N Dual 4-Bit Binary/BCD Down Counter

The MC14569B is a programmable divide—by—N dual 4—bit binary or BCD down counter constructed with MOS P—Channel and N—Channel enhancement mode devices (complementary MOS) in a monolithic structure.

This device has been designed for use with the MC14568B phase comparator/counter in frequency synthesizers, phase–locked loops, and other frequency division applications requiring low power dissipation and/or high noise immunity.

Features

- Speed-up Circuitry for Zero Detection
- Each 4-Bit Counter Can Divide Independently in BCD or Binary Mode
- Can be Cascaded With MC14526B for Frequency Synthesizer Applications
- All Outputs are Buffered
- Schmitt Triggered Clock Conditioning
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable
- This Device is Pb-Free and is RoHS Compliant

MAXIMUM RATINGS (Voltages Referenced to VSS)

Symbol	Parameter	Value	Unit
V_{DD}	DC Supply Voltage Range	-0.5 to +18.0	V
V _{in} , V _{out}	Input or Output Voltage Range (DC or Transient)	-0.5 to V _{DD} + 0.5	V
I _{in} , I _{out}	Input or Output Current (DC or Transient) per Pin	±10	mA
P _D	Power Dissipation, per Package (Note 1)	500	mW
T _A	Ambient Temperature Range	-55 to +125	°C
T _{stg}	Storage Temperature Range	-65 to +150	°C
TL	Lead Temperature (8–Second Soldering)	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Temperature Derating: "D/DW" Package: -7.0 mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}.$

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.



ON Semiconductor®

http://onsemi.com




SOIC-16 WB DW SUFFIX CASE 751G

PIN ASSIGNMENT

ZERO DETECT	þ	1●	16	V _{DD}
CTL1	þ	2	15	þQ
P0	þ	3	14] P7
P1	þ	4	13] P6
P2	þ	5	12] P5
P3	þ	6	11] P4
CASCADE FEEDBACK	þ	7	10	CTL ₂
V_{SS}	þ	8	9	CLOCK
				•

MARKING DIAGRAM




A = Assembly Location

WL = Wafer Lot
 YY = Year
 WW = Work Week
 G = Pb-Free Package

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

BLOCK DIAGRAM



ORDERING INFORMATION

Device	Package	Shipping [†]
MC14569BDWG	SOIC-16 WB (Pb-Free)	47 Units / Rail
MC14569BDWR2G	SOIC-16 WB (Pb-Free)	1000 Units / Tape & Reel
NLV14569BDWR2G*	SOIC-16 WB (Pb-Free)	1000 Units / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{*}NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

				- 5	5°C		25°C		125	5°C	
Characteristic		Symbol	V _{DD} Vdc	Min	Max	Min	Typ (Note 2)	Max	Min	Max	Unit
Output Voltage V _{in} = V _{DD} or 0	"0" Level	V _{OL}	5.0 10 15	- - -	0.05 0.05 0.05	- - -	0 0 0	0.05 0.05 0.05	- - -	0.05 0.05 0.05	Vdc
$V_{in} = 0$ or V_{DD}	"1" Level	V _{OH}	5.0 10 15	4.95 9.95 14.95		4.95 9.95 14.95	5.0 10 15		4.95 9.95 14.95	- - -	Vdc
Input Voltage $(V_O = 4.5 \text{ or } 0.5 \text{ Vdc})$ $(V_O = 9.0 \text{ or } 1.0 \text{ Vdc})$ $(V_O = 13.5 \text{ or } 1.5 \text{ Vdc})$	"0" Level	V _{IL}	5.0 10 15	- - -	1.5 3.0 4.0	- - -	2.25 4.50 6.75	1.5 3.0 4.0	- - -	1.5 3.0 4.0	Vdc
$(V_O = 0.5 \text{ or } 4.5 \text{ Vdc})$ $(V_O = 1.0 \text{ or } 9.0 \text{ Vdc})$ $(V_O = 1.5 \text{ or } 13.5 \text{ Vdc})$	"1" Level	V _{IH}	5.0 10 15	3.5 7.0 11	- - -	3.5 7.0 11	2.75 5.50 8.25	- - -	3.5 7.0 11	- - -	Vdc
Output Drive Current $(V_{OH} = 2.5 \text{ Vdc})$ $(V_{OH} = 4.6 \text{ Vdc})$ $(V_{OH} = 9.5 \text{ Vdc})$ $(V_{OH} = 13.5 \text{ Vdc})$	Source	I _{OH}	5.0 5.0 10 15	-3.0 -0.64 -1.6 -4.2	- - -	-2.4 -0.51 -1.3 -3.4	-4.2 -0.88 -2.25 -8.8	- - -	-1.7 -0.36 -0.9 -2.4	- - -	mAdc
$(V_{OL} = 0.4 \text{ Vdc})$ $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$	Sink	I _{OL}	5.0 10 15	0.64 1.6 4.2	- - -	0.51 1.3 3.4	0.88 2.25 8.8	- - -	0.36 0.9 2.4	- - -	mAdc
Input Current		I _{in}	15	-	±0.1	-	±0.00001	±0.1	_	±1.0	μAdc
Input Capacitance (V _{in} = 0)		C _{in}	-	-	-	-	5.0	7.5	-	-	pF
Quiescent Current (Per Package)		I _{DD}	5.0 10 15	- - -	5.0 10 20	- - -	0.005 0.010 0.015	5.0 10 20	- - -	150 300 600	μAdc
Total Supply Current (Note (Dynamic plus Quiesce Per Package) (C _L = 50 pF on all outp buffers switching)	ent,	I _T	5.0 10 15	0 $I_T = (1.20 \mu\text{A/kHz}) \text{f} + I_{DD}$						μAdc	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) \text{ Vfk}$$

where: I_T is in μA (per package), C_L in pF, $V = (V_{DD} - V_{SS})$ in volts, f in kHz is input frequency, and k = 0.001.


Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
 The formulas given are for the typical characteristics only at 25°C.
 To calculate total supply current at loads other than 50 pF:

SWITCHING CHARACTERISTICS ($C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$)

				All Types		
Characteristic	Symbol	V _{DD} Vdc	Min	Typ (Note 5)	Max	Unit
Output Rise Time	tтLH	5.0 10 15		100 50 40	200 100 80	ns
Output Fall Time	t _{THL}	5.0 10 15	- - -	100 50 40	200 100 80	ns
Turn-On Delay Time Zero Detect Output	t _{PLH}	5.0 10 15	- - -	420 175 125	700 300 250	ns
Q Output		5.0 10 15	- - -	675 285 200	1200 500 400	ns
Turn-Off Delay Time Zero Detect Output	t _{PHL}	5.0 10 15	- - -	380 150 100	600 300 200	ns
Q Output		5.0 10 15	- - -	530 225 155	1000 400 300	ns
Clock Pulse Width	t _{WH}	5.0 10 15	300 150 115	100 45 30	- - -	ns
Clock Pulse Frequency	f _{cl}	5.0 10 15	- - -	3.5 9.5 13.0	2.1 5.1 7.8	MHz
Clock Pulse Rise and Fall Time	t _{TLH} , t _{THL}	5.0 10 15		NO LIMIT		μS

^{5.} Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

SWITCHING WAVEFORMS



PIN DESCRIPTIONS

INPUTS

P0, P1, P2, P3 (Pins 3, 4, 5, 6) – Preset Inputs. Programmable inputs for the least significant counter. May be binary or BCD depending on the control input.

P4, **P5**, **P6**, **P7** (**Pins 11**, **12**, **13**, **14**) – Preset Inputs. Programmable inputs for the most significant counter. May be binary or BCD depending on the control input.

Clock (Pin 9) – Preset data is decremented by one on each positive transition of this signal.

OUTPUTS

Zero Detect (Pin 1) – This output is normally low and goes high for one clock cycle when the counter has decremented to zero.

Q (**Pin 15**) – Output of the last stage of the most significant counter. This output will be inactive unless the preset input P7 has been set high.

CONTROLS

Cascade Feedback (Pin 7) – This pin is normally set high. When low, loading of the preset inputs (P0 through P7) is inhibited, i.e., P0 through P7 are "don't cares." Refer to Table 1 for output characteristics.

CTL₁ (Pin 2) – This pin controls the counting mode of the least significant counter. When set high, counting mode is BCD. When set low, counting mode is binary.

CTL₂ (Pin 10) – This pin controls the counting mode of the most significant counter. When set high, counting mode is BCD. When set low, counting mode is binary.

SUPPLY PINS

 V_{SS} (Pin 18) – Negative Supply Voltage. This pin is usually connected to ground.

 V_{DD} (Pin 16) – Positive Supply Voltage. This pin is connected to a positive supply voltage ranging from 3.0 V to 18 V.

OPERATING CHARACTERISTICS

The MC14569B is a programmable divide–by–N dual 4–bit down counter. This counter may be programmed (i.e., preset) in BCD or binary code through inputs P0 to P7. For each counter, the counting sequence may be chosen independently by applying a high (for BCD count) or a low (for binary count) to the control inputs CTL₁ and CTL₂.

The divide ratio N (N being the value programmed on the preset inputs P0 to P7) is automatically loaded into the counter as soon as the count 1 is detected. Therefore, a division ratio of one is not possible. After N clock cycles,

one pulse appears on the Zero Detect output. (See Timing Diagram.) The Q output is the output of the last stage of the most significant counter (See Tables 1 through 5, Mode Controls.)

When cascading the MC14569B to the MC14526B, the Cascade Feedback input, Q, and Zero Detect outputs must be respectively connected to "0", Clock, and Load of the following counter. If the MC14569B is used alone, Cascade Feedback must be connected to $V_{\rm DD}$.




Table 1Mode Controls (Cascade Feedback = Low)

Counter Co	ntrol Values	Divide Ratio			
CTL ₁	CTL ₂	Zero Detect	Q		
0	0	256	256		
0	1	160	160		
1	0	160	160		
1	1	100	100		

NOTE: Data Preset Inputs (P0–P7) are "Don't Cares" while Cascade Feedback is Low.

Table 2Mode Controls (CTL₁ = Low, CTL₂ = Low, Cascade Feedback = High)

			Preset	Inputs		Divide Ratio				
P7	P6	P5	P4	P3	P2	P1	P0	Zero Detect	Q	Comments
0	0	0	0	0	0	0	0	256	256	Max Count
0	0	0	0	0	0	0	1	X	X	Illegal State
0	0	0	0	0	0	1	0	2	Х	Min Count
0	0	0	0	0	0	1	1	3	Х	
•	•	•	•	•	•	•	•	•	Х	
•	•	•	•	•	•	•	•	•	X	
•	•	•	•	•	•	•	•	•	X	
0	0	0	0	1	1	1	1	15	X	
0	0	0	1	0	0	0	0	16	X	
•	•	•	•	•	•	•	•	•	X	
•	•	•	•	•	•	•	•	•	X	
•	•	•	•	•	•	•	•	•	X	
0	0	1	0	0	0	0	0	32	X	
•	•	•	•	•	•	•	•	•	X	
•	•	•	•	•	•	•	•	•	X	
•	•	•	•	•	•	•	•	•	X	
0	1	0	0	0	0	0	0	64	X	
•	•	•	•	•	•	•	•	•	X	
•	•	•	•	•	•	•	•	•	X	
•	•	•	•	•	•	•	•	•	X	
0	1	1	1	1	1	1	1	127	X	
1	0	0	0	0	0	0	0	128	128	Q Output Active
•	•	•	•	•	•	•	•	•	•	
•	•	•	•	•	•	•	•	•	•	
•	•	•	•	•	•	•	•	•	•	
1	0	0	0	1	0	0	0	136	136	
•	•	•	•	•	•	•	•	•	•	
•	•	•	•	•	•	•	•	•	•	
•	•	•	•	•	•	•	•	•	•	
1	1	1	1	1	1	1	1	255	255	▼
27	2 ⁶	2 ⁵	2 ⁴	2 ³	22	2 ¹	20			
128	64	32	16	8	4	2	1			Bit Value
	Counter #2 Counter #1 Binary Binary						Counting Sequence			

X = No Output (Always Low)

 $\textbf{Table 3Mode Controls} \; (\text{CTL}_1 = \text{High, CTL}_2 = \text{Low, Cascade Feedback} = \text{High})$

	Preset Inputs							Divide Ratio		3 /
P7	P6	P5	P4	P3	P2	P1	P0	Zero Detect	Q	Comments
0	0	0	0	0	0	0	0	160	160	Max Count
0	0	0	0	0	0	0	1	X	X	Illegal State
0	0	0	0	0	0	1	0	2	X	Min Count
0	0	0	0	0	0	1	1	3	Х	
	•	•	•	•	•	•	•	•	X	
•	•	•	•	•	•	•	•	•	X	
•	•	•	•	•	•	•	•	•	X	
0	0	0	0	1	0	0	1	9	X	
0	0	0	1	0	0	0	0	10	X	
•	•	•	•	•	•	•	•	•	X	
•	•	•	•	•	•	•	•	•	X	
•	•	•	•	•	•	•	•	•	X	
0	0	0	1	1	0	0	1	19	X	
0	0	1	0	0	0	0	0	20	X	
•	•	•	•	•	•	•	•	•	X	
•	•	•	•	•	•	•	•	•	X	
•	•	•	•	•	•	•	•	•	X	
0	0	1	1	0	0	0	0	30	X	
•	•	•	•	•	•	•	•	•	X	
•	•	•	•	•	•	•	•	•	X	
•	•	•	•	•	•	•	•	•	X	
0	1	0	0	0	0	0	0	40	X	
•	•	•	•	•	•	•	•	•	X	
	•	•	•	•	•	•	•	•	X	
•	•	•	•	•	•	•	•	•	X	
0	1	0	1	0	0	0	0	50	X	
•	•	•	•	•	•	•	•	•	X	
•	•	•	•	•	•	•	•	•	X	
•	•	•	•	•	•	•	•	•	X	
0	1	1	0	0	0	0	0	60	X	
•	•	•	•	•	•	•	•	•	X	
•	•	•	•	•	•	•	•	•	X	
•	•	•	•	•	•	•	•	•	X	
0	1	1	1	0	0	0	0	70	X	
•	•	•	•	•	•	•	•	•	X	
•	•	•	•	•	•	•	•	•	X	
•	•	•	•	•	•	•	•	•	X	
1	0	0	0	0	0	0	0	80	80	Q Output Active
•	•	•	•	•	•	•	•	•	•	
•	•	•	•	•	•	•	•	•	•	
	•	•	•	•	•	•	•	•	•	
1	0	0	1	0	0	0	0	90	90	
•	•	•	•	•	•	•	•	•	•	
•	•	•	•	•	•	•	•	•	•	
•	•	•	•	•	•	•	•	•	•	
1	1	1	1	0	0	0	0	150	150	
•	•	•	•	•	•	•	•	•	•	
•	•	•	•	•	•	•	•	•	•	
•	•	•	•	•	•	•	•	•	•	
1	1	1	1	1	0	0	1	159	159	Y
80	40	20	10	8	4	2	1			Bit Value
	Coun	ter #2			Coun	ter #1				Counting
		ary			ВС					Sequence

X = No Output (Always Low)

 $\textbf{Table 4Mode Controls} \; (\text{CTL}_1 = \text{Low}, \, \text{CTL}_2 = \text{High}, \, \text{Cascade Feedback} = \text{High})$

			Preset	Values		Divide	Ratio			
								Zero		
P7	P6	P5	P4	P3	P2	P1	P0	Detect	Q	Comments
0	0	0	0	0	0	0	0	160	160	Max Count
0	0	0	0	0	0	0	1	X	X	Illegal State
0	0	0	0	0	0	1	0	2	X	Min Count
0	0	0	0	0	0	1	1	3	X	
•	•	•	•	•	•	•	•	•	Х	
•	•	•	•	•	•	•	•	•	X	
•	•	•	•	•	•	•	•	•	X	
0	0	0	0	1	1	1	1	15	X	
0	0	0	1	0	0	0	0	16	X	
•	•	•	•	•	•	•	•	•	X	
•	•	•	•	•	•	•	•	•	X	
0	0	0	1	1	1	1	1	• 31	X	
0	0	1	Ö	Ö	Ö	0	0	32	X	
•						•	•	•	X	
•						•		•	X	
•						•		•	X	
0	0	1	1	0	0	0	0	48	X	
•	•	•	•	•	•	•	•	•		
•	•	•	•	•	•	•	•	•	•	
•	•	•	•	•	•	•	•	•	•	
0	1	0	0	0	0	0	0	64	X	
•	•	•	•	•	•	•	•	•	•	
•	•	•	•	•	•	•	•	•	•	
•	•	•	•	•	•	•	•	•	•	
0	1	0	1	0	0	0	0	80	X	
•	•	•	•	•	•	•	•	•	•	
•	•	•	•	•	•	•	•	•		
0	1	1	1	0	0	0	0	• 112	X	
•				•	•	•	•	•		
•						•		•	•	
•	•	•	•	•	•	•	•	•		
1	0	0	0	0	0	0	0	128	128	Q Output Active
•	•	•	•	•	•	•	•	•	•	
•	•	•	•	•	•	•	•	•	•	
•	•	•	•	•	•	•	•	•	•	
1	0	0	1	0	0	0	0	144	144	
•	•	•	•	•	•	•	•	•	•	
•	•	•	•	•	•	•	•	•	•	
• 1	0	0	1	1	1	1	1	• 159	• 159	
2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2 ⁰	. 30		
128	64	32	16	8	4	2	1			Bit Value
		ter #2			Count					Counting
	ВС	CD			Bin	ary				Sequence


X = No Output (Always Low)


 $\textbf{Table 5Mode Controls} \; (\text{CTL}_1 = \text{High, CTL}_2 = \text{High, Cascade Feedback} = \text{High})$

P7				Preset	Values			Divide	Ratio		
O	P7	P6	P5	P4	P3	P2	P1	P0		Q	Comments
0 0 0 0 0 0 0 0 0 1 0 0 1 1 0 2 X Min Count 0 0 0 0 0 0 0 0 1 1 0 3 X X 1 0 0 0 0 1 0 0 0 1 9 X X 0 0 0 0 0 1 0 0 0 1 9 X 0 0 0 0 1 0 0 0 1 9 X 0 0 0 0 1 0 0 0 1 0 X 1 0 0 0 0 1 0 0 0 0 10 X 2 0 0 0 1 1 0 0 0 0 10 X 3 0 0 0 1 1 0 0 0 0 0 10 X 4 0 0 1 1 0 0 0 0 0 30 X 5 0 0 1 1 0 0 0 0 0 30 X 6 0 1 1 0 0 0 0 0 0 40 X 7 0 0 1 1 0 0 0 0 0 0 40 X 8 0 1 0 0 1 0 0 0 0 0 0 40 X 9 0 1 0 0 1 0 0 0 0 0 0 40 X 9 0 1 0 0 1 0 0 0 0 0 0 0 40 X 1 0 0 1 0 0 0 0 0 0 0 0 0 X 1 0 0 1 0 0 0 0 0 0 0 X 1 0 0 1 0 0 0 0 0 0 0 X 1 0 0 1 0 0 0 0 0 0 X 1 0 0 1 0 0 0 0 0 0 X 1 0 0 1 0 0 0 0 0 0 X 1 0 0 1 0 0 0 0 0 0 X 1 0 0 1 0 0 0 0 0 X 1 0 0 0 0 0 0 0 X 1 0 0 0 0 0 0 0 X 2 0 0 0 0 0 0 X 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0	0	0	0	0	0	0	0	100	100	Max Count
0 0 0 0 0 0 0 0 0 1 1 0 2 X Min Count 0 0 0 0 0 0 0 0 1 1 1 3 X X 1 0 0 0 0 1 0 0 0 1 1 1 1 3 X X 1 0 0 0 0 1 0 0 0 1 9 X 0 0 0 0 1 0 0 0 1 9 X 0 0 0 0 1 0 0 0 1 0 X 1 0 0 0 0 1 0 0 0 0 1 0 X 2 0 0 0 1 1 0 0 0 0 1 0 X 3 0 0 0 1 1 0 0 0 0 0 10 X 4 0 0 1 1 1 0 0 0 0 0 30 X 5 0 0 1 1 1 0 0 0 0 0 30 X 6 0 1 1 1 0 0 0 0 0 0 30 X 7 0 0 1 1 0 0 0 0 0 0 40 X 8 0 1 0 0 1 0 0 0 0 0 0 40 X 9 0 1 0 0 1 0 0 0 0 0 0 40 X 9 0 1 0 0 1 0 0 0 0 0 0 X 9 0 1 0 0 0 0 0 0 0 X 9 0 1 0 0 1 0 0 0 0 0 0 X 9 0 1 0 0 0 0 0 0 0 X 9 0 1 0 0 1 0 0 0 0 0 X 9 0 1 0 0 1 0 0 0 0 0 X 9 0 1 1 1 0 0 0 0 0 0 0 X 9 0 1 1 1 0 0 0 0 0 0 X 9 0 1 1 1 1 0 0 0 0 0 0 X 9 0 1 1 1 1 0 0 0 0 0 0 X 9 0 1 1 1 1 0 0 0 0 0 X 9 0 1 1 1 1 0 0 0 0 0 0 X 9 0 1 1 1 1 0 0 0 0 0 0 0 X 9 0 1 1 1 1 0 0 0 0 0 0 0 X 9 0 1 1 1 1 0 0 0 0 0 0 0 0 X 9 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 X 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 X 11 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0	0	0	0	0	0	0	1	X	X	illegal state
	0	0	0	0	0	0	1	0	2	X	
	0	0	0	0	0	0	1	1	3	X	
Counter #2 Counter #1 Counter #4 Counting Counting	•	•	•	•	•	•	•	•	•	X	
0	•	•	•	•	•	•	•	•	•	X	
0	•	•	•	•	•	•	•	•	•		
. 	0	0	0	0	1	0	0	1	9	X	
	0	0	0	1	0	0	0	0	10	X	
. 	•	•	•	•	•	•	•	•	•	X	
0	•	•	•	•	•	•	•	•	•		
	•	•	•	•	•	•	•	•	•		
	0	0	1	1	0	0	0	0	30	X	
	•	•	•	•	•	•	•	•	•		
0	•	•	•	•	•	•	•	•	•		
. .	•	•	•		•	•	•	•	•		
. .	0	1	0	0	0	0	0	0	40		
. .	•	•	•	•	•	•	•	•	•		
0 1 0 1 0 0 0 0 0 0 0 X	•	•	•	•	•	•	•	•	•		
. .	•	•	•	•	•	•	•	•	•		
. .	0	1	0	1	0	0	0	0	50		
. .	•	•	•	•	•	•	•	•	•		
0 1 1 1 0 0 0 0 70 X X X 1 0 0 0 0 0 80 80 Q Output Active 1 0 0 1 0 0 90 90 90 1 0 0 1 99 99 99 Image: Active States Stat	•	•	•	•	•	•	•	•	•		
. .			•				•	•			
. X X 1 0 0 0 0 0 0 80 80 Q Output Active .	0	1	1	1	0	0	0	0	70		
. X 1 0 0 0 0 0 80 80 Q Output Active .	•	•	•	•	•	•	•	•	•		
1 0 0 0 0 0 0 80 80 Q Output Active .	•	•	•	•	•	•	•	•	•		
. .	•						•				
. .	1	0	0	0	0	0	0	0	80	80	Q Output Active
1 0 0 1 0 0 0 0 90 90 90 1 0 0 1 0 <td>•</td> <td></td>	•	•	•	•	•	•	•	•	•	•	
1 0 0 1 0 0 0 0 90 90 . <td>•</td> <td></td>	•	•	•	•	•	•	•	•	•	•	
. .										-	
. .	1	0	0	1	0	0	0	0	90	90	
1 0 0 1 1 0 0 1 99 99 \$\bar{\text{V}}\$ 80 40 20 10 8 4 2 1 Bit Value Counter #2 Counter #1 Counting	•	•	•	•	•	•	•	•	•	•	
1 0 0 1 1 0 0 1 99 99 ▼ 80 40 20 10 8 4 2 1 Bit Value Counter #2 Counter #1 Counting	•	•	•	•	•	•	•	•	•	•	
80 40 20 10 8 4 2 1 Bit Value Counter #2 Counter #1 Counting											Ţ
Counter #2 Counter #1 Counting									99	99	V
	80	40	20	10	8	4	2	1			Bit Value
											Counting
		ВС	D			ВС	D				

X = No Output (Always Low)

TIMING DIAGRAM MC14569B





TYPICAL APPLICATIONS




Figure 3. Cascading MC14568B and MC14522B or MC14526B with MC14569B





Figure 4. Frequency Synthesizer with MC14568B and MC14569B Using a Mixer (Channel Spacing 10 kHz)

PACKAGE DIMENSIONS

SOIC-16 WB CASE 751G-03 ISSUE D




NOTES:

- DIMENSIONS ARE IN MILLIMETERS.
- INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
- DIMENSIONS D AND E DO NOT INLCUDE
- MOLD PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
 DIMENSION B DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF THE B DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS								
DIM	MIN	MAX							
Α	2.35	2.65							
A1	0.10	0.25							
В	0.35	0.49							
С	0.23	0.32							
D	10.15	10.45							
E	7.40	7.60							
е	1.27	BSC							
Н	10.05	10.55							
h	0.25	0.75							
L	0.50	0.90							
а	0 °	7 °							

SOLDERING FOOTPRINT



ON Semiconductor and the 👊 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent–Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights of others. SCILLC products are not designed, intended, a customer application in which the product of the respective products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative