



# MOTOROLA

## MC1468705G2

### Advance Information

#### 8-BIT EPROM MICROCOMPUTER UNIT

The MC1468705G2 Microcomputer Unit (MCU) is an EPROM member of the MC146805 CMOS Family of Microcomputers. The user programmable EPROM allows program changes and lower volume applications in comparison to the factory mask programmable versions. The EPROM versions also reduce the development costs and turnaround time for prototype evaluation of the mask ROM versions. This 8-bit microcomputer contains on-chip oscillator, CPU, RAM, EPROM, self-programming bootstrap ROM, I/O, and TIMER.

In addition to power saving STOP and WAIT modes, fully static design allows operation at frequencies down to dc, further reducing its already low power consumption. It is a low-power processor designed for low-end to mid-range applications in the consumer, automotive, industrial, and communications markets where very low power consumption constitutes an important factor.

The following are the major features of the MC1468705G2 EPROM MCU.

#### HARDWARE FEATURES

- Typical Full Speed Operating Power of 20 mW at 5 V
- Typical WAIT Mode Power of 5 mW
- Typical STOP Mode Power of 5  $\mu$ W
- Fully Static Operation
- 112 Bytes of On-Chip RAM
- 2106 Bytes of UV Erasable, User Programmable ROM (EPROM)
- 32 Bidirectional I/O Lines
- High Current Drive
- Internal 8-Bit Timer with Software Programmable 7-Bit Prescaler
- External Timer Input
- External and Timer Interrupts
- Master Reset and Power-On Reset
- Single 3 to 5.5 V Supply
- On-Chip Oscillator with RC or Crystal Options Selected by EPROM Mask Option Register
- Plug-In Compatible with the MC146805G2
- Self-Programming Bootstrap Program in ROM Simplifies EPROM Programming


#### SOFTWARE FEATURES

- Similar to the MC6800
- Efficient Use of Program Space
- Versatile Interrupt Handling
- True Bit Manipulation
- Addressing Modes with Indexed Addressing for Tables
- Efficient Instruction Set
- Memory Mapped I/O
- Two Power Saving Standby Modes; WAIT and STOP
- Fully Compatible with M146805 CMOS Family Microcomputers


#### CMOS

(HIGH-PERFORMANCE SILICON-GATE)

#### 8-BIT EPROM MICROCOMPUTER




#### PIN ASSIGNMENT



This document contains information on a new product. Specifications and information herein are subject to change without notice.

FIGURE 1 – BLOCK DIAGRAM



3

**MAXIMUM RATINGS** (Voltages Referenced to V<sub>SS</sub>)

Ratings	Symbol	Value	Unit
Supply Voltage	V <sub>DD</sub>	-0.3 to +5.5	V
Input Voltage	V <sub>in</sub>	V <sub>SS</sub> -0.3 to V <sub>DD</sub> +0.3	V
EPROM Programming Voltage (V <sub>pp</sub> Pin)	V <sub>in</sub>	-0.3 to -13.5	V
Current Drain Per Pin Excluding V <sub>DD</sub> , V <sub>SS</sub> , and V <sub>pp</sub>	I	10 -30	mA mA
Operating Temperature Range	T <sub>A</sub>	0 to 70	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C
Current Drain Total (PD4-PD7 Only)	I <sub>OH</sub>	40	mA

This device contains circuitry to protect the inputs against damage due to high static voltages of electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V<sub>in</sub> and V<sub>out</sub> be constrained to the range V<sub>SS</sub> ≤ (V<sub>in</sub> or V<sub>out</sub>) ≤ V<sub>DD</sub>. Reliability of operation is enhanced if unused inputs except OSC2 and V<sub>pp</sub> are connected to an appropriate logic voltage level (e.g., either V<sub>SS</sub> or V<sub>DD</sub>). Be sure that the EPROM window is shielded from light with an opaque cover at all times except when erasing.

**THERMAL CHARACTERISTICS**

Characteristics	Symbol	Value	Unit
Thermal Resistance Ceramic	θ <sub>JA</sub>	50	°C/W

## BOOTSTRAP PROGRAMMING OPERATION ELECTRICAL CHARACTERISTICS (V<sub>DD</sub>=5.25 Vdc, V<sub>SS</sub>=0 Vdc, T<sub>A</sub>=25°C unless otherwise noted)

Characteristics	Symbol	Min	Typ	Max	Unit
Programming Voltage (V <sub>pp</sub> Pin) (Figure 20)	V <sub>pp</sub>	–	–13.5	–	V
V <sub>pp</sub> Supply Current V <sub>pp</sub> = –13.5 V	I <sub>pp</sub>	–	30	–	mA
Programming Oscillator Frequency	f <sub>osc</sub>	–	–	1.0	MHz
Bootstrap Programming Mode Voltage (IRQ Pin) I <sub>IR</sub> = 100 μA Max	V <sub>IRQP</sub>	–	–12.0	–	V
TIMER Pin Programming Mode Voltage	V <sub>TIMP</sub>	V <sub>DD</sub>	–	V <sub>DD</sub>	V

## DC ELECTRICAL CHARACTERISTICS (V<sub>DD</sub>=5.0 Vdc ± 10%, V<sub>SS</sub>=0 Vdc, V<sub>pp</sub>=0 Vdc, T<sub>A</sub>=0°C to 70°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
Output Voltage, I <sub>Load</sub> ≤ 10.0 μA	V <sub>OL</sub> V <sub>OH</sub>	– V <sub>DD</sub> – 0.1	0.1 –	V
Output High Voltage (I <sub>Load</sub> = –100 μA) PB0-PB7, PC0-PC7 (I <sub>Load</sub> = –2 mA) PA0-PA7, PD0-PD3 (I <sub>Load</sub> = –8 mA) PD4-PD7	V <sub>OH</sub>	2.4	–	V
Output Low Voltage (I <sub>Load</sub> = 800 μA) PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD7	V <sub>OL</sub>	–	0.4	V
Input High Voltage PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD7 RESET, IRQ, TIMER, OSC1	V <sub>IH</sub>	V <sub>DD</sub> – 2.0 V <sub>DD</sub> – 0.8	V <sub>DD</sub> V <sub>DD</sub>	V
Input Low Voltage All Inputs (except V <sub>pp</sub> )	V <sub>IL</sub>	V <sub>SS</sub>	0.8	V
Input Low Voltage V <sub>pp</sub> (normal oper. mode)	V <sub>IL</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V
Total Supply Current (C <sub>L</sub> = 50 pF on Ports, no dc Loads, t <sub>cyc</sub> = 1 μs) RUN (V <sub>IL</sub> = 0.2 V, V <sub>IH</sub> = V <sub>DD</sub> – 0.2 V) WAIT (See Note 1) STOP (See Note 1)	I <sub>DD</sub>	– – –	10 5 250	mA mA μA
I/O Ports Input Leakage PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD7	I <sub>IL</sub>	–	± 10	μA
Input Current RESET, IRQ, TIMER, OSC1	I <sub>in</sub>	–	± 1	μA
Capacitance Ports RESET, IRQ, TIMER, OSC1	C <sub>out</sub> C <sub>in</sub>	– –	12 8	pF pF

### NOTES:

- Test conditions for I<sub>DD</sub> are as follows:  
 All ports programmed as inputs  
 V<sub>IL</sub> = 0.2 V (PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD7)  
 V<sub>IH</sub> = V<sub>DD</sub> – 0.2 V for RESET, IRQ, and TIMER  
 OSC1 input is a squarewave from 0.2 V to V<sub>DD</sub> – 0.2 V  
 OSC2 output load = 20 pF (WAIT I<sub>DD</sub> is affected linearly by the OSC2 capacitance)
- V<sub>pp</sub> is pin 3 on the MC1468705G2 and is connected to V<sub>SS</sub> in the normal operating mode.

**TABLE 1 – CONTROL TIMING**  
(V<sub>DD</sub>=5.0 Vdc ± 10%, V<sub>SS</sub>=0 Vdc, T<sub>A</sub>=0 to 70°C)


Characteristic	Symbol	Min	Max	Unit
Crystal Oscillator Startup Time (See Figure 5)	t <sub>OXOV</sub>	–	100	ms
Stop Recovery Startup Time (Crystal Oscillator) (See Figure 6)	t <sub>LCH</sub>	–	100	ms
Timer Pulse Width (See Figure 4)	t <sub>TH</sub> , t <sub>TL</sub>	500	–	t <sub>cyc</sub>
RESET Pulse Width (See Figure 5)	t <sub>RL</sub>	1.5	–	t <sub>cyc</sub>
Timer Period (See Figure 4)	t <sub>TLTL</sub>	1000	–	ns
Interrupt Pulse Width Low (See Figure 14)	t <sub>LIL</sub>	1.0	–	t <sub>cyc</sub>
Interrupt Pulse Period (See Figure 14)	t <sub>LIL</sub>	*	–	t <sub>cyc</sub>
OSC1 Pulse Width (with External Clock)	t <sub>OH</sub> , t <sub>OL</sub>	125	–	ns
Cycle Time	t <sub>cyc</sub>	1000	–	ns
Frequency of Operation				
Crystal (± 4 option)	f <sub>osc</sub>	–	4.0	MHz
External Clock (± 4 option)		dc	4.0	MHz
Crystal (± 2 option)	f <sub>osc</sub>	–	2.0	MHz
External Clock (± 2 option)		dc	2.0	MHz

\* The minimum period t<sub>LIL</sub> should not be less than the number of t<sub>cyc</sub> cycles it takes to execute the interrupt service routines plus 20 t<sub>cyc</sub> cycles.



FIGURE 2 — EQUIVALENT TEST LOAD

Port	R <sub>1</sub>	R <sub>2</sub>
B and C	24.3 kΩ	4.32 kΩ
A, PD0-PD3	1.21 kΩ	3.1 kΩ
PD4-PD7	300 Ω	1.64 kΩ



3

FIGURE 3 — TYPICAL OPERATING CURRENT vs INTERNAL FREQUENCY




FIGURE 4 — TIMER RELATIONSHIPS






FIGURE 5 — POWER-ON RESET AND RESET



\*Internal timing signal and bus information not available externally.  
 \*\*OSC1 line is not meant to represent frequency. It is only used to represent time.

FIGURE 6 — STOP RECOVERY AND POWER-ON RESET



\* Internal timing signals not available externally.  
 \*\* Represents the internal gating of the OSC1 input pin.

FUNCTIONAL PIN DESCRIPTION

VDD and VSS

Power is supplied to the MCU using these two pins. VDD is power and VSS is ground.

TRQ (MASKABLE INTERRUPT REQUEST)

TRQ is a programmable option which provides two different choices of interrupt triggering sensitivity. These options are: (1) negative edge-sensitive triggering only, or (2) both negative-edge sensitive and level-sensitive triggering. In the latter case, either type of input to the TRQ pin will produce the interrupt. The MCU completes the current instruction before it responds to the interrupt request. When the TRQ pin goes low for at least one  $t_{cyc}$ , a logic one is latched internally to signify an interrupt has been requested. When the MCU completes its current instruction, the interrupt latch is tested. If the interrupt latch contains a logic one, and the interrupt mask bit (I bit) in the condition code register is clear, the MCU then begins the interrupt sequence.

If the option is selected to include level-sensitive triggering, then the TRQ input requires an external resistor to VDD for "wire-OR" operation. See INTERRUPTS for more detail. This pin also detects a negative voltage that is used to initiate the bootstrap mode program.

RESET

The RESET input is not required for startup but can be used to reset the MCU internal state and provide an orderly software startup procedure. Refer to RESETS for a detailed description.

TIMER

The TIMER input may be used as an external clock for the on-chip timer. This pin is connected to VDD for the bootstrap mode (EPROM programming). Refer to TIMER for additional information about the timer circuitry.

Vpp

The Vpp pin is used when programming the EPROM. By applying the negative programming voltage to this pin, one of the requirements is met for programming the EPROM. Refer to PROGRAMMING FIRMWARE and the PROGRAMMING OPERATION ELECTRICAL CHARACTERISTICS table.

NOTE

In normal operation, this pin is connected directly to VSS.

OSC1, OSC2

The MC1468705G2 can be configured to accept either a crystal input or an RC network to control the internal oscillator. Additionally, the internal clocks can be derived by either a divide-by-two or divide-by-four of the internal oscillator frequency ( $f_{osc}$ ). Both of these options are programmable via the mask option register (MOR) in the EPROM array. The programmable options provided via the MOR in the MC1468705G2 are mask options in the MC146805G2.

RC — If the RC oscillator option is selected, then a resistor is connected to the oscillator pins as shown in Figure 7(d). The relationship between R and  $f_{osc}$  is shown in Figure 8.


CRYSTAL — The circuit shown in Figure 7(b) is recommended when using a crystal. The internal oscillator is designed to interface with an AT-cut parallel resonant quartz crystal resonator in the frequency range specified for  $f_{osc}$  in Table 1 Control Timing. Using an external CMOS oscillator is recommended when crystals outside the specified ranges are to be used. The crystal and components should be mounted as close as possible to the input pins to minimize output distortion and startup stabilization time. Refer to Table 1 for VDD specifications.

3


FIGURE 7— OSCILLATOR CONNECTIONS

	1 MHz	4 MHz	Units
$R_S$ (Max)	400	75	$\Omega$
$C_0$ (Max)	5	7	pF
$C_1$	0.008	0.012	$\mu$ F
$C_{OSC1}$	15-40	15-30	pF
$C_{OSC2}$	15-30	15-25	pF
$R_P$ (Min)	10	10	M $\Omega$
Q	30	40	K


(a) Crystal Parameters




(b) Crystal Oscillator Connections



(c) Equivalent Crystal Circuit




(d) RC Oscillator Connection



(e) External Clock Source Connections

FIGURE 8 — TYPICAL FREQUENCY vs RESISTANCE FOR RC OSCILLATOR OPTION ONLY



**EXTERNAL CLOCK** — An external clock should be applied to the OSC1 input with the OSC2 input not connected, as shown in Figure 7(e). An external clock should be used with the crystal oscillator option and its pulse width should be the  $t_{OH}$ ,  $t_{OL}$  specification. The  $t_{OXOV}$  or  $t_{ILCH}$  specifications do not apply when using an external clock input.

**PA0-PA7**

These eight I/O lines comprise Port A. The state of any pin is software programmable. Refer to **PROGRAMMING** for a detailed description of I/O programming.

**PB0-PB7**

These eight lines comprise Port B. The state of any pin is software programmable. Refer to **PROGRAMMING** for a detailed description of I/O programming.

**PC0-PC7**

These eight lines comprise Port C. The state of any pin is software programmable. Refer to **PROGRAMMING** for a detailed description of I/O programming.

**PD0-PD7**

These eight lines comprise Port D. PD4-PD7 also are capable of driving LEDs directly. The state of any pin is software programmable. Refer to **PROGRAMMING** for a detailed description of I/O programming.

**PROGRAMMING**

**INPUT/OUTPUT PROGRAMMING**

Any port pin may be software programmed as an input or output by the state of the corresponding bit in the port data direction register (DDR). A pin is configured as an output if its corresponding DDR bit is set to a logic one. A pin is configured as an input if its corresponding DDR bit is cleared to a logic zero. At reset, all DDRs are cleared, which configures all port pins as inputs. A port pin configured as an output will output the data in the corresponding bit of its port data latch. Refer to Figure 9 and Table 2.

FIGURE 9 — TYPICAL PORT I/O CIRCUITRY




TABLE 2 — I/O PIN FUNCTIONS

R/ $\bar{W}$ *	DDR	I/O Pin Function
0	0	The I/O pin is in input mode. Data is written into the output data latch.
0	1	Data is written into the output data latch and output to the I/O pin.
1	0	The state of the I/O pin is read.
1	1	The I/O pin is in an output mode. The output data latch is read.

\* R/ $\bar{W}$  is an internal signal.



# MC1468705G2

## EPROM PROGRAMMING

When programming the EPROM array within the MC1468705G2, ports are used in a special arrangement. See **PROGRAMMING FIRMWARE** and Figure 20 for a detailed description.


## MEMORY

As shown in Figure 10, the MCU is capable of addressing 8192 bytes of memory and I/O registers with its program counter. The MC1468705G2 MCU has implemented 2469 bytes of these locations. This consists of: 2106 bytes of user EPROM, 240 bytes of bootstrap ROM, 112 bytes of user RAM, an EPROM mask option register (MOR), eight bytes of I/O, and two timer registers. The user EPROM is located in two areas. The main EPROM area is in memory locations \$0080 to \$08AF. The second area is reserved for ten interrupt/reset vector bytes at memory locations \$1FF6 through

\$1FFF. The MCU uses 10 of the lowest 16 memory locations for program control and I/O features such as data ports, the port DDRs, and the timer. The mask option register at memory location \$1FF5 completes the total. The 112 bytes of user RAM include up to 64 bytes for the stack. Except for the MOR, the memory mapping is similar to the MC146805G2; however, the MC1468705G2 has no self-check ROM because of the bootstrap ROM requirement.

The stack area is used during the processing of interrupt and subroutine calls to save the processor state. The contents of the CPU registers are pushed onto the stack in the order shown in Figure 12. Since the stack pointer decrements during pushes, the low order byte (PCL) of the program counter is stacked first; then the higher order five bits (PCH) are stacked. This ensures that the program counter is loaded correctly as the stack pointer increments when it pulls data from the stack. A subroutine call causes only the program counter (PCL, PCH) contents to be pushed onto the stack; the remaining CPU registers are not pushed.

FIGURE 10 — ADDRESS MAP



\* Reads of unused locations undefined.

REGISTERS

The MC1468705G2 contains five registers, as shown in the programming model of Figure 11. The interrupt stacking order is shown in Figure 12.

ACCUMULATOR (A)

The accumulator is an 8-bit general purpose register used to hold operands, results of the arithmetic calculations, and data manipulations.

INDEX REGISTER (X)

The X register is an 8-bit register which is used during the indexed modes of addressing. It provides an 8-bit value which is used to create an effective address. The index register is also used for data manipulations with the read-modify-write type of instructions and as a temporary storage register when not performing addressing operations.

PROGRAM COUNTER (PC)

The program counter is a 13-bit register that contains the address of the next instruction to be executed by the processor.

STACK POINTER (SP)

The stack pointer is a 13-bit register containing the address of the next free location on the stack. When accessing memory, the seven most significant bits are permanently configured to 0000001. These seven bits are appended to the six least significant register bits to produce an address within the range of \$007F to \$0040. The stack area of RAM is used to store the return address on subroutine calls and the machine state during interrupts. During external or power-on reset, and during a reset stack pointer (RSP) instruction, the stack pointer is set to its upper limit (\$007F). Nested interrupt and/or subroutines may use up to 64 (decimal) locations, beyond which the stack pointer wraps around and points to

3

FIGURE 11 — PROGRAMMING MODEL





FIGURE 12 — STACKING ORDER



NOTE: Since the Stack Pointer decrements during pushes, the PCL is stacked first, followed by PCH, etc. Pulling from the stack is in the reverse order.

its upper limit; thereby, losing the previously stored information. A subroutine call occupies two RAM bytes on the stack, while an interrupt uses five RAM bytes.

## CONDITION CODE REGISTER (CC)

The condition code register is a 5-bit register which indicates the results of the instruction just executed. These bits can be individually tested by a program and specified action taken as a result of their state. Each bit is explained in the following paragraphs.

**HALF CARRY BITS (H)** — The H bit is set to a one when a carry occurs between bits 3 and 4 of the ALU and during an ADD or ADC instruction. The H bit is useful in binary coded decimal subroutines.

**INTERRUPT MASK BIT (I)** — When the I bit is set, both the external interrupt and the timer interrupt are disabled. Clearing this bit enables the above interrupts. If an interrupt occurs while the I bit is set, the interrupt is latched and is processed after the I bit is next cleared.

**NEGATIVE (N)** — When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation is negative (bit 7 in the result is a logic one).

**ZERO (Z)** — When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation is zero.

**CARRY/BORROW (C)** — Indicates that a carry or borrow out of the arithmetic logic unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions, shifts, and rotates.

## RESETS

The MC1468705G2 has two reset modes: an active low external reset pin ( $\overline{\text{RESET}}$ ) and a power-on reset function; refer to Figure 5.

### RESET

The  $\overline{\text{RESET}}$  input pin is used to reset the MCU to provide an orderly software startup procedure. When using the external reset mode, the  $\overline{\text{RESET}}$  pin must stay low for a minimum of one  $t_{\text{CYC}}$ . The  $\overline{\text{RESET}}$  pin contains an internal Schmitt Trigger as part of its input to improve its noise immunity.

### POWER-ON RESET

The power-on reset occurs when a positive transition is detected on  $V_{\text{DD}}$ . The power-on reset is used strictly for power turn-on conditions and should not be used to detect any drops in the power supply voltage. There is no provision for a power-down reset. The power-on circuitry provides for a  $1920 t_{\text{CYC}}$  delay from the time that the oscillator becomes active. If the external  $\overline{\text{RESET}}$  pin is low at the end of the  $1920 t_{\text{CYC}}$  time out, the processor remains in the reset condition until  $\overline{\text{RESET}}$  goes high.

Either of the two types of reset conditions causes the following to occur:

- Timer control register interrupt request bit TCR7 is cleared to a logic zero to preclude premature timer interrupts.

- Timer control register interrupt mask bit TCR6 is set to a logic one to preclude timer interrupt processing.
- All data direction register bits are cleared to logic zeros to define all ports as input.
- Stack pointer is preset to its upper limit,  $\$007\text{F}$ .
- The internal address bus is forced to the reset vector ( $\$1\text{FFE}$ ,  $\$1\text{FFF}$ ).
- Condition code register interrupt mask bit (I) is set to a logic one to mask any external interrupts.
- STOP and WAIT latches are cleared to place MCU in normal operation.
- External interrupt latch is cleared to ensure no external interrupt is processed.
- MCU operation is set up per mask option register (MOR). External reset does not affect the MOR.

All other functions, such as other registers (including I/O ports), the timer, etc. are not cleared by the reset conditions.

## BOOTSTRAP ROM

The bootstrap ROM contains a factory program which allows the MCU to present an address and fetch data from an external device and transfer it into the MC1468705G2 EPROM. The bootstrap program provides: timing of programming pulses, timing of  $V_{\text{pp}}$  input, and verification after programming. See **PROGRAMMING FIRMWARE**.

## MASK OPTION REGISTER (MOR)

The mask option register is an 8-bit user programmed (EPROM) register in which three of the bits are used. Bits in this register are used to select the type of system clock (crystal/RC oscillator), the divide-by-four/divide-by-two clock option (bus frequency), and the edge-sensitive or edge- and level-sensitive triggered interrupt recognition. The MOR is not available on the MC146805G2 ROM-based part.

## INTERRUPTS

Systems often require that normal processing be interrupted so that some external event may be serviced. The MC1468705G2 may be interrupted by one of three different methods: either one of two maskable hardware interrupts (external input or timer) or a nonmaskable software interrupt (SWI).

Interrupts cause the processor registers to be saved on the stack and the interrupt mask (I bit) set to prevent additional interrupts. The RTI instruction causes the register contents to be recovered from the stack followed by a return to normal processing. The stack order is shown in Figure 12.

Unlike  $\overline{\text{RESET}}$ , hardware interrupts do not cause the current instruction execution to be halted, but are considered pending until the current instruction execution is completed.

When the current instruction is complete, the processor checks all pending hardware interrupts and, if an interrupt is pending and is unmasked, proceeds with interrupt processing; otherwise, the next instruction is fetched and executed. Note that masked interrupts are latched for later interrupt servicing.

If both an external interrupt and a timer interrupt are pending at the end of an instruction execution, the external interrupt is serviced first. The SWI is executed the same as any

other instruction. Refer to Figure 13 for the interrupt and instruction processing sequence.


Table 3 shows the execution priority of the  $\overline{\text{RESET}}$ ,  $\overline{\text{IRQ}}$ , and timer interrupts, and the software interrupt, SWI. Two conditions are shown, one with the I bit set and the other with the I bit clear; however, in either case  $\overline{\text{RESET}}$  has the highest priority of execution. If the I bit is set as per Table 3(a), the second highest priority is assigned to SWI. This is illustrated in Figure 13 which shows that the  $\overline{\text{IRQ}}$  or Timer interrupts are not executed when the I bit is set and the next instruction (including SWI) is fetched. If the I bit is clear as

per Table 3(b), the priorities change in that the next instruction (including SWI) is not fetched until after the  $\overline{\text{IRQ}}$  and Timer interrupts have been recognized (and serviced). Also, when the I bit is clear, if both  $\overline{\text{IRQ}}$  and Timer interrupts are pending, the  $\overline{\text{IRQ}}$  interrupt is always serviced before the Timer interrupt.

**NOTE**

The conditions for Table 3 assume that, except for  $\overline{\text{RESET}}$ , the current instruction is completed, thus the MCU is at an instruction boundary.

FIGURE 13 —  $\overline{\text{RESET}}$  AND INTERRUPT PROCESSING FLOWCHART



3

TABLE 3 — INTERRUPT INSTRUCTION EXECUTION PRIORITY AND VECTOR ADDRESS

(a) I Bit Set

Interrupt/Instruction	Priority	Vector Address
RESET	1	\$1FFE-\$1FFF
SWI	2	\$1FFC-\$1FFD

Note:  $\overline{IRQ}$  and TIMER Interrupts are not executed when the I bit is set; therefore, they are not shown.

(b) I Bit Clear

Interrupt/Instruction	Priority	Vector Address
RESET	1	\$1FFE-\$1FFF
$\overline{IRQ}$	2	\$1FFA-\$1FFB
Timer	3	\$1FF8-\$1FF9 \$1FF6-\$1FF7*
SWI	4	\$1FFC-\$1FFD

\*The Timer vector address from the WAIT mode is \$1FF6-\$1FF7.

TIMER INTERRUPT

If the timer interrupt mask bit (TCR6) is cleared, then each time the timer decrements to zero (transitions from \$01 to \$00 to set TCR7) an interrupt request is generated. The actual processor interrupt is generated only if the interrupt mask bit (in the condition code register) is cleared. When the interrupt is recognized, the current state of the machine is pushed onto the stack and the interrupt mask bit in the condition code register is set. This masks further interrupts until the present one is serviced. The processor now vectors to the timer interrupt service routine. The address for this service routine is specified by the contents of \$1FF8 and \$1FF9 unless the processor is in a WAIT mode in which case the contents of \$1FF6 and \$1FF7 specify the timer service routine address. Software must be used to clear the timer interrupt request bit (TCR7). At the end of the timer interrupt service routine, the software normally executes an RTI instruction which restores the machine state and starts executing the interrupted program.

The actual timer interrupt request can be delayed by controlling TCR6 (interrupt mask bit). If TCR6 is programmed to a logic one, no interrupt is generated even if TCR7 (interrupt request bit) is set. Then, TCR6 can be programmed (after a specific time) to a logic zero to generate the actual timer interrupt request.

EXTERNAL INTERRUPT

If the interrupt mask bit of the condition code register has been cleared and the external interrupt pin ( $\overline{IRQ}$ ) has gone low, then the external interrupt is recognized. The action of the external interrupt is identical to the timer interrupt with the exception that the interrupt request input at  $\overline{IRQ}$  is latched internally and the service routine address is specified by the contents of \$1FFA and \$1FFB. Either a level-sensitive and edge-sensitive trigger, or an edge-sensitive only trigger are available as a mask option register (MOR) controlled programmable option. Figure 14 shows both a functional and mode timing diagram for the interrupt line. The timing diagram shows two different treatments of the interrupt line ( $\overline{IRQ}$ ) to the processor. The first method shows single pulses on the interrupt line spaced far enough apart to be serviced.

The minimum time between pulses is a function of the length of the interrupt service routine. Once a pulse occurs, the next pulse should not occur until the MPU software has exited the routine (an RTI occurs). This time ( $t_{I(L)}$ ) is obtained by adding 20 instruction cycles ( $t_{CYC}$ ) to the total number of cycles it takes to complete the service routine including the RTI instruction; refer to Figure 14. The second configuration shows many interrupt lines "wire-ORed" to form the interrupts at the processor. Thus, if after servicing one interrupt the interrupt line remains low, then the next interrupt is recognized.

NOTE

The internal interrupt latch is cleared in the first part of the service routine; therefore, one (and only one) external interrupt pulse could be latched during  $t_{I(L)}$  and serviced as soon as the I bit is cleared.

SOFTWARE INTERRUPT

The software interrupt (SWI) is an executable instruction. The action of the software interrupt instruction is similar to the hardware interrupts. The software interrupt is executed regardless of the state of the interrupt mask bit in the condition code register. The service routine address is specified by the contents of memory locations \$1FFC and \$1FFD. See Figure 13 for interrupt and instruction processing flowchart.

LOW-POWER MODES

STOP

The STOP instruction places the MC1468705G2 in its lowest power consumption mode. In the STOP mode the internal oscillator is turned off, causing all internal processing and the timer to be halted; refer to Figure 15.

During the STOP mode, timer control register (TCR) bits 6 and 7 are altered to remove any pending timer interrupt requests and to disable any further timer interrupts. The timer prescaler is cleared. The I bit in the condition code register is cleared to enable external interrupts. All other registers and memory remain unaltered. All input/output lines remain unchanged.


WAIT

The WAIT instruction places the MC1468705G2 in a low power consumption mode, but the WAIT mode consumes somewhat more power than the STOP mode. In the WAIT mode, the internal clock is disabled from all internal circuitry except for the timer; refer to Figure 16. Thus, all internal processing is halted; however, the timer continues to count normally.


During the WAIT mode, the I bit in the condition code register is cleared to enable interrupts. All other registers, memory, and input/output lines remain in their previous state. The timer may be enabled to allow a periodic exit from the WAIT mode. If an external and a timer interrupt occur at the same time, the external interrupt is serviced first; then, if the timer interrupt request is not cleared in the external interrupt routine, the normal timer interrupt (not the timer wait interrupt) is serviced since the MCU is no longer in the WAIT mode.

FIGURE 14 – EXTERNAL INTERRUPT

(a) Interrupt Functional Diagram



(b) Interrupt Mode Diagram



**Edge-Sensitive Trigger Condition**

The minimum pulse width ( $t_{1LIH}$ ) is one  $t_{cyc}$ . The period  $t_{1LIL}$  should not be less than the number of  $t_{cyc}$  cycles it takes to execute the interrupt service routine plus 20  $t_{cyc}$  cycles.

**Level-Sensitive Trigger Condition**

If after servicing an interrupt the  $\overline{IRQ}$  remains low, then the next interrupt is recognized.

Normally used with Wire-ORed Connection

3

FIGURE 15 — STOP FUNCTION FLOWCHART





FIGURE 16 — WAIT FUNCTION FLOWCHART



MODES OF OPERATION

The MC1468705G2 has two modes of operation. These modes are the normal (single-chip) mode and the bootstrap mode (firmware used to program the EPROM). These two modes are entered as described below.

SINGLE-CHIP MODE

The normal operational mode of the part is the single-chip mode. The single-chip mode will be entered if the following conditions are satisfied: (1) the RESET line is brought low, (2) the  $\overline{IRQ}$  pin is within its normal operational range ( $V_{SS} - V_{DD}$ ), and (3) the  $V_{pp}$  pin is connected to  $V_{SS}$ . The next rising edge of the RESET pin then causes the part to enter the single-chip mode.

BOOTSTRAP MODE

The bootstrap mode is entered if certain conditions are met on the TIMER,  $\overline{IRQ}$ , and RESET pins. A negative voltage ( $V_{IRQP}$ ) must be present on the  $\overline{IRQ}$  pin. This value is latched internally on the rising edge of the external RESET pin.

Also  $V_{DD}$  should be applied to the TIMER pin. The high state of the TIMER pin is then latched internally on the rising edge of the RESET pin. Refer to Figure 17.

TIMER

The MCU timer contains an 8-bit software programmable counter (timer data register) with a 7-bit software selectable prescaler. Figure 18 contains a block diagram of the timer. The counter may be loaded under program control and decrements towards zero. When the counter decrements to zero, the timer interrupt request bit (i.e., bit 7 of the timer control register, TCR) is set. Then, if the timer interrupt is not masked (i.e., bit 6 of the TCR and the I bit in the condition code register are both cleared) the processor receives an interrupt. After completion of the current instruction, the processor proceeds to store the appropriate registers on the stack, and then fetches the timer vector address from locations \$1FF8 and \$1FF9 (or \$1FF6 and \$1FF7 if in the WAIT mode) in order to begin servicing; refer to INTERRUPTS.

3

FIGURE 17 – BOOTSTRAP MODE





FIGURE 18 – TIMER BLOCK DIAGRAM



NOTES:

1. Prescaler and timer data register (8-bit counter) are clocked on the falling edge of the internal clock or external input.
2. The timer data register counts down continuously.



The counter continues to count after it reaches zero, allowing the software to determine the number of internal or external input clocks since the timer interrupt request bit was set. The counter may be read at any time by the processor without disturbing the count. The contents of the counter become stable prior to the read portion of a cycle, and do not change during the read. The timer interrupt request bit (TCR7) remains set until cleared by the software. If the timer interrupt request bit (TCR7) is cleared before the timer interrupt is serviced, the interrupt is lost. TCR7 may also be used as a scanned status bit in a non-interrupt mode of operation (TCR6 = 1).

The prescaler is a 7-bit divider which is used to extend the maximum length of the timer. Bit 0, bit 1, and bit 2 of the TCR are programmed to choose the appropriate prescaler output which is used as the counter input. The processor cannot write into or read from the prescaler; however, its contents are cleared to all zeros by the write operation into TCR when bit 3 of the written data equals a logic one. This allows for truncation-free counting.

The timer input can be configured for three different operating modes plus a disable mode, depending on the value written to the TCR4 and TCR5 timer control register bits. Refer to **TIMER CONTROL REGISTER**.

Figure 18 shows a block diagram of the timer subsystem. Power-on reset and the STOP instruction affect the state of the counter.

**TIMER INPUT MODE 1**

If TCR4 and TCR5 are both programmed to a zero, the input to the timer is from an internal clock and the TIMER input pin is disabled. The internal clock mode can be used for periodic interrupt generation, as well as a reference in frequency and event measurement. The internal clock is the instruction cycle clock. During a WAIT instruction, the internal clock to the timer continues to run at its normal rate.

**TIMER INPUT MODE 2**

With TCR4=1 and TCR5=0, the internal clock and the TIMER input pin are ANDed to form the timer input signal. This mode can be used to measure external pulse widths. The external timer input pulse simply turns on the internal clock through for the duration of the pulse. The resolution of the count in this mode is plus or minus one clock cycle; therefore, accuracy improves with longer input pulse widths.

**TIMER INPUT MODE 3**

If TCR4=0 and TCR5=1, then all inputs to the timer are disabled.

**TIMER INPUT MODE 4**

If TCR4=1 and TCR5=1, the internal clock input to the timer is disabled and the TIMER input pin becomes the input to the timer. The timer can, in this mode, be used to count external events as well as external frequencies for generating periodic interrupts. The counter is clocked on the falling edge of the external signal.

**TIMER CONTROL REGISTER (TCR)**



All bits in this register except bit 3 are Read/Write bits.

**TCR7** — Timer interrupt request bit: bit used to indicate the timer interrupt when it is logic one.

- 1—Set whenever the counter decrements to zero, or under program control.
- 0—Cleared on external reset, power-on reset, STOP instruction, or program control.

**TCR6** — Timer interrupt mask bit: when this bit is a logic one it inhibits the timer interrupt to the processor.

- 1—Set on external reset, power-on reset, STOP instruction, or program control.
- 0—Cleared under program control.

**TCR5** — External or internal bit: selects the input clock source to be either the external TIMER pin or the internal clock. (Unaffected by reset.)

- 1— Select external clock source.
- 0— Select internal clock source (period =  $t_{CYC}$ ).

**TCR4** — External enable bit: control bit used to enable the external TIMER pin. (Unaffected by reset.)

- 1— Enable external TIMER pin.
- 0— Disable external TIMER pin.

TCR5	TCR4	
0	0	Internal clock to timer
0	1	AND of internal clock and TIMER pin to timer
1	0	Inputs to timer disabled
1	1	TIMER pin to timer

**TCR3** — Timer prescaler reset bit: writing a one to this bit resets the prescaler to zero. A read of this location always indicates a zero. (Unaffected by reset.)

**TCR2, TCR1, TCR0** — Prescaler select bits: decoded to select one of eight outputs of the prescaler. (Unaffected by reset.)

Prescaler			
TCR2	TCR1	TCR0	Result
0	0	0	+1
0	0	1	+2
0	1	0	+4
0	1	1	+8
1	0	0	+16
1	0	1	+32
1	1	0	+64
1	1	1	+128

## OSCILLATOR AND INTERRUPT OPTIONS

The MC1468705G2 oscillator and interrupt options are implemented as an EPROM byte at address \$1FF5 and are EPROM programmable. Selection of these programmable options is discussed below.

### MASK OPTION REGISTER (MOR)

7	6	5	4	3	2	1	0	
CLK	DIV	0	INT	0	0	0	0	\$1FF5

A discussion of the function of each bit is as follows.

- B7, CLK** – Determines the Clock Oscillator
  - 0 – Crystal Oscillator.
  - 1 – RC Oscillator.
- B6, DIV** – Determines Division of Clock Oscillator
  - 0 – Divide-by-4 Oscillator Clock.
  - 1 – Divide-by-2 Oscillator Clock.
- B4, INT** – Determines type of Interrupt Trigger Input
  - 0 – Edge-Sensitive Triggered only.
  - 1 – Edge-Sensitive or Level-Sensitive Triggered.

### NOTE

Bits 0, 1, 2, 3, and 5 in the MOR must be programmed to zero.

The EPROM in the erased state will read all zeros. While in the bootstrap mode, the MC1468705G2 will operate under crystal oscillator and divide-by-4 options regardless of how the MOR is actually programmed; however, the interrupt trigger input will remain as programmed in the MOR. When the MC1468705G2 is in the single-chip mode and completes a power-on reset, the MCU operation is set up per the mask option register (MOR). The state of the Vpp pin does not affect the MOR controlled options.

### ERASING THE EPROM

The MC1468705G2 EPROM can be erased by exposure to high-intensity ultraviolet (UV) light with a wavelength of 2537 angstroms. The recommended integrated dose (UV intensity x exposure time) is 15 Ws/cm<sup>2</sup>. The lamps should be used without shortwave filters and the MC1468705G2 should be positioned about one inch from the UV tubes. Ultraviolet erasure clears all bits of the MC1468705G2 EPROM to the zero state. Data is then entered by programming ones into the desired bit locations.

### CAUTION

Be sure that the EPROM window is shielded from light with an opaque cover at all times except when erasing. This protects both the EPROM and light-sensitive nodes.

### PROGRAMMING FIRMWARE

A bootstrap program in ROM allows the MC1468705G2 to program its own internal EPROM. The alternate vectoring used to implement the self-check in the MC1468705G2 is used to start execution of this program.

When the Vpp voltage is placed on pin 3 (provided pin 2 has V<sub>IRQP</sub> applied and pin 37 has +5 V applied), the bootstrap program is executed and the MC1468705G2 pro-

grams itself. This ability to program itself is a function of the external hardware and the interaction between the internal hardware and the firmware. The amount of time for programming is determined by a value stored in the timer data register by the internal firmware. When the part is placed in the program and verify mode, the bootstrap vector will be fetched and the bootstrap firmware will start to execute.

Note that an MCM68764 (or MCM68766) UV EPROM must be programmed first with the exact duplicate of the information that is to be transferred to the MC1468705G2. Non-EPROM addresses are ignored by the on-chip ROM bootstrap. Since the MC1468705G2 and the MCM68764 (or MCM68766) EPROM are to be inserted and removed from the circuit, they should be mounted in sockets. Additionally, the precautions below should be observed (refer to Figures 19 and 20).

### NOTE

The advanced programming information provided below applies to MC1468705G2 EPROM MCUs which were manufactured using a mask set other than the MJ3 series. For programming information regarding the MJ3 series of mask sets, consult Motorola Engineering Bulletin EB-110.

Figure 19 illustrates the memory location of the MCM68764 EPROM which corresponds to the equivalent memory in the MC1468705G2. Note that the MCM68764 memory locations which correspond to RAM locations or unused EPROM or ROM locations, in the MC1468705G2, may be programmed as either \$00 or \$FF (don't care).

### CAUTION

Be sure that S1 is open and S2 is closed when inserting the MC1468705G2 and MCM68764 EPROMs into their respective sockets. This ensures that power is not applied and RESET is held low while inserting the devices.

To program the MC1468705G2, open S3 (to select the programming and verify mode) and then close S1 (to apply the proper voltages for the V<sub>DD</sub>, TIMER, and IRQ pins). Next, open S2 (to remove reset and supply Vpp). When the reset cycle is complete, the internal ROM program initiates transfer of the external EPROM pattern one byte for each EPROM location. The MC1468705G2 bootstrap provides the address (A0-A12) and enable (TSC/E) signals to permit complete self-programming. At the start of the data transfer from the MCM68764 EPROM, the programming LED (DS2) is turned on and remains on throughout the programming sequence. After completion of the programming sequence, the programming LED turns off. Transfer of the entire MCM68764 EPROM content requires approximately 200 seconds. The internal timer data register is then cleared and the loop is repeated to verify that the programmed data is precisely the same as the incoming data from the MCM68764 EPROM; if so, the verified LED is turned on. If the verified LED does not turn on, the exact program has not been loaded from the MCM68764 to the MC1468705G2, indicating a possible defect. Close S2 and open S1 prior to removing any device from its socket.

### CAUTION

Once the MC1468705G2 is programmed and connected for normal operation, be sure that Vpp (pin 3) is connected directly to V<sub>SS</sub>.

FIGURE 19 — MC1468705G2 MEMORY MAPPING ONTO MCM68764





FIGURE 20 — PROGRAMMING CONNECTIONS



NOTES:  
 1. Unless otherwise indicated capacitor values are in microfarads; resistor values are in ohms.  
 2. Switch S3 controls the mode as shown to the right.  
 3. Switches S1 and S2 are shown in the open position, S3 is shown closed.

0 = Switch closed 1 = Switch open

## INSTRUCTION SET

The MCU has a set of 61 basic instructions. They can be divided into five different types: register/memory, read-modify-write, branch, bit manipulation, and control. The following paragraphs briefly explain each type. All the instructions within a given type are presented in individual tables.

## REGISTER/MEMORY INSTRUCTIONS

Most of these instructions use two operands. The first operand is either the accumulator or the index register. The second operand is obtained from memory using one of the addressing modes. The operand for the jump unconditional (JMP) and jump to subroutine (JSR) instructions is the program counter. Refer to Table 4.

## READ-MODIFY-WRITE INSTRUCTIONS

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read-modify-write sequence since it does not modify the value. Refer to Table 5.

## BRANCH INSTRUCTIONS

Most branch instructions test the state of the condition code register and if certain criteria are met, a branch is executed. This adds an offset between  $-127$  and  $+128$  to the current program counter. Refer to Table 6.

## BIT MANIPULATION INSTRUCTIONS

The MCU is capable of setting or clearing any bit which resides in the first 128 bytes of the memory space (where all port registers, port DDRs, timer, timer control, and on-chip RAM reside). Bit manipulation in the EPROM mapped area will not affect data in the EPROM. An additional feature allows the software to test and branch on the state of any bit within the first 256 locations. The bit set, bit clear, and bit test and branch functions are all implemented with a single instruction. For the test and branch instructions, the value of the bit tested is automatically placed in the carry bit of the condition code register. Refer to Table 7.

## CONTROL INSTRUCTIONS

These instructions are register reference instructions and are used to control processor operation during program execution. Refer to Table 8.

## OPCODE MAP

Table 9 is an opcode map for the instructions used on the MCU.

## ALPHABETICAL LISTING

The complete instruction set is given in alphabetical order in Table 10.

## ADDRESSING MODES

The MCU uses ten different addressing modes to provide the programmer with an opportunity to optimize the code to all situations. The various indexed addressing modes make it possible to locate data tables, code conversion tables, and scaling tables anywhere in the memory space. Short indexed accesses are single byte instructions, while the longest instructions (three bytes) permit accessing tables throughout

memory. Short absolute (direct) and long absolute (extended) addressing are also included. One and two byte direct addressing instructions access all data bytes in most applications. Extended addressing permits jump instructions to reach all memory. Table 10 shows the addressing modes for each instruction, with the effects each instruction has on the condition code register. An opcode map is shown in Table 9.

The term "effective address" (EA) is used in describing the various addressing modes, and is defined as the byte address to or from which the argument for an instruction is fetched or stored. The ten addressing modes of the processor are described below. Parentheses are used to indicate "contents of" the location or register referred to; e.g., (PC) indicates the contents of the location pointed to by the PC. An arrow indicates "is replaced by", and a colon indicates concatenations, refer to the **M6805 HMOS/M146805 CMOS Family Microcomputer/Microprocessor User's Manual**.

## INHERENT

In inherent instructions, all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index register or accumulator, and no other arguments, are included in this mode.

## IMMEDIATE

In immediate addressing, the operand is contained in the byte immediately following the opcode. Immediate addressing is used to access constants which do not change during program execution (e.g., a constant used to initialize a loop counter).

$$EA = PC + 1; PC \leftarrow PC + 2$$

## DIRECT

In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single two byte instruction. This includes all on-chip RAM and I/O registers, and 128 bytes of on-chip ROM. Direct addressing is efficient in both memory and time.

$$EA = (PC + 1); PC \leftarrow PC + 2$$

$$\text{Address Bus High} \leftarrow 0; \text{Address Bus Low} \leftarrow (PC + 1)$$

## EXTENDED

In the extended addressing mode, the effective address of the argument is contained in the two bytes following the opcode. Instructions with extended addressing modes are capable of referencing arguments anywhere in memory with a single three-byte instruction. When using the Motorola assembler, the user need not specify whether an instruction uses direct or extended addressing. The assembler automatically selects the most efficient addressing mode.

$$EA = (PC + 1):(PC + 2); PC \leftarrow PC + 3$$

$$\text{Address Bus High} \leftarrow (PC + 1); \text{Address Bus Low} \leftarrow (PC + 2)$$

## INDEXED, NO OFFSET

In the indexed, no offset addressing mode, the effective address of the argument is contained in the 8-bit index register. Thus, this addressing mode can access the first 256 memory locations. These instructions are only one byte long. This mode is used to move a pointer through a table or to address a frequently referenced RAM or I/O location.

$$EA = X; PC \leftarrow PC + 1$$

$$\text{Address Bus High} \leftarrow 0; \text{Address Bus Low} \leftarrow X$$

TABLE 4 — REGISTER/MEMORY INSTRUCTIONS

Function	Mnemonic	Addressing Modes																	
		Immediate			Direct			Extended			Indexed (No Offset)			Indexed (8-Bit Offset)			Indexed (16-Bit Offset)		
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Load A from Memory	LDA	A6	2	2	B6	2	3	C6	3	4	F6	1	3	E6	2	4	D6	3	5
Load X from Memory	LDX	AE	2	2	BE	2	3	CE	3	4	FE	1	3	EE	2	4	DE	3	5
Store A in Memory	STA	—	—	—	B7	2	4	C7	3	5	F7	1	4	E7	2	5	D7	3	6
Store X in Memory	STX	—	—	—	BF	2	4	CF	3	5	FF	1	4	EF	2	5	DF	3	6
Add Memory to A	ADD	AB	2	2	BB	2	3	CB	3	4	FB	1	3	EB	2	4	DB	3	5
Add Memory and Carry to A	ADC	A9	2	2	B9	2	3	C9	3	4	F9	1	3	E9	2	4	D9	3	5
Subtract Memory	SUB	A0	2	2	B0	2	3	C0	3	4	F0	1	3	E0	2	4	D0	3	5
Subtract Memory from A with Borrow	SBC	A2	2	2	B2	2	3	C2	3	4	F2	1	3	E2	2	4	D2	3	5
AND Memory to A	AND	A4	2	2	B4	2	3	C4	3	4	F4	1	3	E4	2	4	D4	3	5
OR Memory with A	ORA	AA	2	2	BA	2	3	CA	3	4	FA	1	3	EA	2	4	DA	3	5
Exclusive OR Memory with A	EOR	A8	2	2	BB	2	3	CB	3	4	FB	1	3	EB	2	4	DB	3	5
Arithmetic Compare A with Memory	CMP	A1	2	2	B1	2	3	C1	3	4	F1	1	3	E1	2	4	D1	3	5
Arithmetic Compare X with Memory	CPX	A3	2	2	B3	2	3	C3	3	4	F3	1	3	E3	2	4	D3	3	5
Bit Test Memory with A (Logical Compare)	BIT	A5	2	2	B5	2	3	C5	3	4	F5	1	3	E5	2	4	D5	3	5
Jump Unconditional	JMP	—	—	—	BC	2	2	CC	3	3	FC	1	2	EC	2	3	DC	3	4
Jump to Subroutine	JSR	—	—	—	BD	2	5	CD	3	6	FD	1	5	ED	2	6	DD	3	7

TABLE 5 — READ-MODIFY-WRITE INSTRUCTIONS

Function	Mnemonic	Addressing Modes														
		Inherent (A)			Inherent (X)			Direct			Indexed (No Offset)			Indexed (8-Bit Offset)		
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Increment	INC	4C	1	3	5C	1	3	3C	2	5	7C	1	5	6C	2	6
Decrement	DEC	4A	1	3	5A	1	3	3A	2	5	7A	1	5	6A	2	6
Clear	CLR	4F	1	3	5F	1	3	3F	2	5	7F	1	5	6F	2	6
Complement	COM	43	1	3	53	1	3	33	2	5	73	1	5	63	2	6
Negate (2's Complement)	NEG	40	1	3	50	1	3	30	2	5	70	1	5	60	2	6
Rotate Left Thru Carry	ROL	49	1	3	59	1	3	39	2	5	79	1	5	69	2	6
Rotate Right Thru Carry	ROR	46	1	3	56	1	3	36	2	5	76	1	5	66	2	6
Logical Shift Left	LSL	48	1	3	58	1	3	38	2	5	78	1	5	68	2	6
Logical Shift Right	LSR	44	1	3	54	1	3	34	2	5	74	1	5	64	2	6
Arithmetic Shift Right	ASR	47	1	3	57	1	3	37	2	5	77	1	5	67	2	6
Test for Negative or Zero	TST	4D	1	3	5D	1	3	3D	2	4	7D	1	4	6D	2	5

TABLE 6 — BRANCH INSTRUCTIONS

Function	Mnemonic	Relative Addressing Mode		
		Op Code	# Bytes	# Cycles
Branch Always	BRA	20	2	3
Branch Never	BRN	21	2	3
Branch IFF Higher	BHI	22	2	3
Branch IFF Lower or Same	BLS	23	2	3
Branch IFF Carry Clear	BCC	24	2	3
(Branch IFF Higher or Same)	(BHS)	24	2	3
Branch IFF Carry Set	BCS	25	2	3
(Branch IFF Lower)	(BLO)	25	2	3
Branch IFF Not Equal	BNE	26	2	3
Branch IFF Equal	BEQ	27	2	3
Branch IFF Half Carry Clear	BHCC	28	2	3
Branch IFF Half Carry Set	BHCS	29	2	3
Branch IFF Plus	BPL	2A	2	3
Branch IFF Minus	BMI	2B	2	3
Branch IFF Interrupt Mask Bit is Clear	BMC	2C	2	3
Branch IFF Interrupt Mask Bit is Set	BMS	2D	2	3
Branch IFF Interrupt Line is Low	BIL	2E	2	3
Branch IFF Interrupt Line is High	BIH	2F	2	3
Branch to Subroutine	BSR	AD	2	6

3

TABLE 7 — BIT MANIPULATION INSTRUCTIONS

Function	Mnemonic	Addressing Modes					
		Bit Set/Clear			Bit Test and Branch		
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Branch IFF Bit n is Set	BRSET n (n=0...7)	—	—	—	—	—	—
Branch IFF Bit n is Clear	BRCLR n (n=0...7)	—	—	—	01 + 2•n	3	5
Set Bit n	BSET n (n=0...7)	10 + 2•n	2	5	—	—	—
Clear Bit n	BCLR n (n=0...7)	11 + 2•n	2	5	—	—	—

TABLE 8 — CONTROL INSTRUCTIONS

Function	Mnemonic	Inherent		
		Op Code	# Bytes	# Cycles
Transfer A to X	TAX	97	1	2
Transfer X to A	TXA	9F	1	2
Set Carry Bit	SEC	99	1	2
Clear Carry Bit	CLC	98	1	2
Set Interrupt Mask Bit	SEI	9B	1	2
Clear Interrupt Mask Bit	CLI	9A	1	2
Software Interrupt	SWI	83	1	10
Return from Subroutine	RTS	81	1	6
Return from Interrupt	RTI	80	1	9
Reset Stack Pointer	RSP	9C	1	2
No-Operation	NOP	9D	1	2
Stop	STOP	8E	1	2
Wait	WAIT	8F	1	2

TABLE 9 – MC1468705G2 CMOS INSTRUCTION SET OPCODE MAP

Low	Hi	Bit Manipulation			Branch			Read/Modify/Write					Control		Register/Memory						Hi	Low
		BTB	BSC	REL	DIR	INH	INH	IX1	IX	INH	INH	IMM	DIR	EXT	IX2	IX1	IX	IX				
		4	1	2	3	4	5	6	7	8	9	1000	1001	A	B	C	D	E	F			
		0000	0001	0010	0011	0100	0101	0110	0111	1000	1001			1010	1011	1100	1101	1110	1111			
0	0000	BRSET0 BTB	BSET0 BSC	BRA REL	NEG DIR	NEG INH	NEG INH	NEG IX1	NEG IX	RTI INH			SUB IMM	SUB DIR	SUB EXT	SUB IX2	SUB IX1	SUB IX	0	0000		
1	0001	BRCLR0 BTB	BCLR0 BSC	BRN REL							RTS INH			CMP IMM	CMP DIR	CMP EXT	CMP IX2	CMP IX1	CMP IX	1	0001	
2	0010	BRSET1 BTB	BSET1 BSC	BHI REL									SBC IMM	SBC DIR	SBC EXT	SBC IX2	SBC IX1	SBC IX	2	0010		
3	0011	BRCLR1 BTB	BCLR1 BSC	BLS REL	COM DIR	COMA INH	COMX INH	COM IX1	COM IX	SWI INH			CPX IMM	CPX DIR	CPX EXT	CPX IX2	CPX IX1	CPX IX	3	0011		
4	0100	BRSET2 BTB	BSET2 BSC	BCC REL	LSR DIR	LSRA INH	LSRX INH	LSR IX1	LSR IX					AND IMM	AND DIR	AND EXT	AND IX2	AND IX1	AND IX	4	0100	
5	0101	BRCLR2 BTB	BCLR2 BSC	BCS REL									BIT IMM	BIT DIR	BIT EXT	BIT IX2	BIT IX1	BIT IX	5	0101		
6	0110	BRSET3 BTB	BSET3 BSC	BNE REL	ROR DIR	RORA INH	RORX INH	ROR IX1	ROR IX					LDA IMM	LDA DIR	LDA EXT	LDA IX2	LDA IX1	LDA IX	6	0110	
7	0111	BRCLR3 BTB	BCLR3 BSC	BEQ REL	ASR DIR	ASRA INH	ASRX INH	ASR IX1	ASR IX	TAX INH			STA IMM	STA DIR	STA EXT	STA IX2	STA IX1	STA IX	7	0111		
8	1000	BRSET4 BTB	BSET4 BSC	BHCC REL	LSL DIR	LSLA INH	LSLX INH	LSL IX1	LSL IX	CLC INH			EOR IMM	EOR DIR	EOR EXT	EOR IX2	EOR IX1	EOR IX	8	1000		
9	1001	BRCLR4 BTB	BCLR4 BSC	BHCS REL	ROL DIR	ROLA INH	ROLX INH	ROL IX1	ROL IX	SEC INH			ADC IMM	ADC DIR	ADC EXT	ADC IX2	ADC IX1	ADC IX	9	1001		
A	1010	BRSET5 BTB	BSET5 BSC	BPL REL	DEC DIR	DECA INH	DECX INH	DEC IX1	DEC IX	CLI INH			ORA IMM	ORA DIR	ORA EXT	ORA IX2	ORA IX1	ORA IX	A	1010		
B	1011	BRCLR5 BTB	BCLR5 BSC	BMI REL							SEI INH			ADD IMM	ADD DIR	ADD EXT	ADD IX2	ADD IX1	ADD IX	B	1011	
C	1100	BRSET6 BTB	BSET6 BSC	BMC REL	INC DIR	INCA INH	INCX INH	INC IX1	INC IX	RSP INH			JMP IMM	JMP DIR	JMP EXT	JMP IX2	JMP IX1	JMP IX	C	1100		
D	1101	BRCLR6 BTB	BCLR6 BSC	BMS REL	TST DIR	TSTA INH	TSTX INH	TST IX1	TST IX	NOP INH			BSR REL	JSR DIR	JSR EXT	JSR IX2	JSR IX1	JSR IX	D	1101		
E	1110	BRSET7 BTB	BSET7 BSC	BIL REL							STOP INH			LDX IMM	LDX DIR	LDX EXT	LDX IX2	LDX IX1	LDX IX	E	1110	
F	1111	BRCLR7 BTB	BCLR7 BSC	BIH REL	CLR DIR	CLRA INH	CLRX INH	CLR IX1	CLR IX	WAIT INH	TXA INH			STX IMM	STX DIR	STX EXT	STX IX2	STX IX1	STX IX	F	1111	

3-1056

Abbreviations for Address Modes

- INH Inherent
- A Accumulator
- X Index Register
- IMM Immediate
- DIR Direct
- EXT Extended
- REL Relative
- BSC Bit Set/Clear
- BTB Bit Test and Branch
- IX Indexed (No Offset)
- IX1 Indexed, 1 Byte (8-Bit) Offset
- IX2 Indexed, 2 Byte (16-Bit) Offset

LEGEND






TABLE 10 – INSTRUCTION SET

Mnemonic	Addressing Modes									Condition Codes					
	Inherent	Immediate	Direct	Extended	Relative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/Clear	Bit Test & Branch	H	I	N	Z	C
ADC		X	X	X		X	X	X			Λ	•	Λ	Λ	Λ
ADD		X	X	X		X	X	X			•	•	Λ	Λ	Λ
AND		X	X	X		X	X	X			•	•	Λ	Λ	•
ASL	X		X			X	X				•	•	Λ	Λ	Λ
ASR	X		X			X	X				•	•	Λ	Λ	Λ
BCC					X						•	•	•	•	•
BCLR									X		•	•	•	•	•
BCS					X						•	•	•	•	•
BEQ					X						•	•	•	•	•
BHCC					X						•	•	•	•	•
BHCS					X						•	•	•	•	•
BHI					X						•	•	•	•	•
BHS					X						•	•	•	•	•
BIH					X						•	•	•	•	•
BIL					X						•	•	•	•	•
BIT		X	X	X		X	X	X			•	•	Λ	Λ	•
BLO					X						•	•	•	•	•
BLS					X						•	•	•	•	•
BMC					X						•	•	•	•	•
BMI					X						•	•	•	•	•
BMS					X						•	•	•	•	•
BNE					X						•	•	•	•	•
BPL					X						•	•	•	•	•
BRA					X						•	•	•	•	•
BRN					X						•	•	•	•	•
BRCLR										X	•	•	•	•	Λ
BRSET										X	•	•	•	•	Λ
BSET									X		•	•	•	•	Λ
BSR					X						•	•	•	•	•
CLC	X										•	•	•	•	0
CLI	X										•	0	•	•	•
CLR	X		X			X	X				•	•	0	1	•
CMP		X	X	X		X	X	X			•	•	Λ	Λ	Λ
COM	X		X			X	X				•	•	Λ	Λ	1
CPX		X	X	X		X	X	X			•	•	Λ	Λ	Λ
DEC	X		X			X	X				•	•	Λ	Λ	•
EOR		X	X	X		X	X	X			•	•	Λ	Λ	•
INC	X		X			X	X				•	•	Λ	Λ	•
JMP			X	X		X	X	X			•	•	•	•	•
JSR			X	X		X	X	X			•	•	•	•	•
LDA		X	X	X		X	X	X			•	•	Λ	Λ	•
LDX		X	X	X		X	X	X			•	•	Λ	Λ	•
LSL	X		X			X	X				•	•	Λ	Λ	Λ
LSR	X		X			X	X				•	•	0	Λ	Λ
NEG	X		X			X	X				•	•	Λ	Λ	Λ
NOP	X										•	•	•	•	•
ORA		X	X	X		X	X	X			•	•	Λ	Λ	•
ROL	X		X			X	X				•	•	Λ	Λ	Λ
ROR	X		X			X	X				•	•	Λ	Λ	Λ
RSP	X										•	•	•	•	•
RTI	X										?	?	?	?	?
RTS	X										•	•	•	•	•
SBC		X	X	X		X	X	X			•	•	Λ	Λ	Λ
SEC	X										•	•	•	•	1
SEI	X										•	1	•	•	•
STA			X	X		X	X	X			•	•	Λ	Λ	•
STOP	X										•	0	•	•	•
STX			X	X		X	X	X			•	•	Λ	Λ	•
SUB		X	X	X		X	X	X			•	•	Λ	Λ	Λ
SWI	X										•	1	•	•	•
TAX	X										•	•	•	•	•
TST	X		X			X	X				•	•	Λ	Λ	Λ
TXA	X										•	•	•	•	•
WAIT	X										•	0	•	•	•

Condition Code Symbols

- |   |                         |   |   |
|---|-------------------------|---|---|
| H | Half Carry (From Bit 3) | Λ | Test and Set if True, Cleared Otherwise |
| I | Interrupt Mask          | • | Not Affected                            |
| N | Negative (Sign Bit)     | ? | Load CC Register From Stack             |
| Z | Zero                    | 0 | Cleared                                 |
| C | Carry/Borrow            | 1 | Set                                     |

**INDEXED, 8-BIT OFFSET**

Here the EA is obtained by adding the contents of the byte following the opcode to that of the index register; therefore, the operand is located anywhere within the lowest 511 memory locations. For example, this mode of addressing is useful for selecting the mth element in an n element table. All instructions are two bytes. The contents of the index register (X) is not changed. The contents of (PC + 1) is an unsigned 8-bit integer. One byte offset indexing permits look-up tables to be easily accessed in either RAM or ROM.

$$EA = X + (PC + 1); PC \leftarrow PC + 2$$

$$\text{Address Bus High} \leftarrow K; \text{Address Bus Low} \leftarrow X + (PC + 1)$$

Where:

K = The carry from the addition of X + (PC + 1)

**INDEXED, 16-BIT OFFSET**

In the indexed, 16-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the two unsigned bytes following the opcode. This addressing mode can be used in a manner similar to indexed 8-bit offset, except that this three byte instruction allows tables to be anywhere in memory (e.g., jump tables in ROM). As with direct and extended, the M6805 assembler determines the most efficient form of indexed offset; 8-or 16-bit. The contents of the index register are not changed.

$$EA = X + [(PC + 1):(PC + 2)]; PC \leftarrow PC + 3$$

$$\text{Address Bus High} \leftarrow (PC + 1) + K;$$

$$\text{Address Bus Low} \leftarrow X + (PC + 2)$$

Where:

K = The carry from the addition of X + (PC + 2)

**RELATIVE**

Relative addressing is only used in branch instructions. In relative addressing, the contents of the 8-bit signed byte following the opcode (the offset) are added to the PC if and only if the branch condition is true. Otherwise, control pro-

ceeds to the next instruction. The span of relative addressing is limited to the range of -126 to +129 bytes from the branch instruction opcode location. The Motorola assembler calculates the proper offset and checks to see if it is within the span of the branch.

$$EA = PC + 2 + (PC + 1); PC \leftarrow EA \text{ if branch taken;}$$

$$\text{otherwise, } EA = PC \leftarrow PC + 2$$

**BIT SET/CLEAR**

Direct addressing and bit addressing are combined in instructions which set and clear individual memory and I/O bits. In the bit set and clear instructions, the byte is specified as a direct address in the location following the opcode. The first 256 addressable locations are thus accessed. The bit to be modified within that byte is specified with the first three bits of the opcode. The bit set and clear instructions occupy two bytes, one for the opcode (including the bit number) and the other to address the byte which contains the bit of interest.

$$EA = (PC + 1); PC \leftarrow PC + 2$$

$$\text{Address Bus High} \leftarrow 0; \text{Address Bus Low} \leftarrow (PC + 1)$$

**BIT TEST AND BRANCH**

Bit test and branch is a combination of direct addressing, bit set/clear addressing, and relative addressing. The actual bit to be tested, within the byte, is specified within the low order nibble of the opcode. The address of the data byte to be tested is located via a direct address in the location following the opcode byte (EA1). The signed relative 8-bit offset is in the third byte (EA2) and is added to the PC if the specified bit is set or cleared in the specified memory location. This single three byte instruction allows the program to branch based on the condition of any bit in the first 256 locations of memory.

$$EA1 = (PC + 1)$$

$$\text{Address Bus High} \leftarrow 0; \text{Address Bus Low} \leftarrow (PC + 1)$$

$$EA2 = PC + 3 + (PC + 2); PC \leftarrow EA2 \text{ if branch taken;}$$

$$\text{otherwise, } PC \leftarrow PC + 3$$

3