MOTOROLA

SEMICONDUCTOR TECHNICAL DATA

# Advance Information

# **Configurable Octal Serial Switch** with Open Load Detect Current Disable

The 33879 device is an 8-output hardware-configurable, high-side/low-side switch with 16-bit serial input control. Two of the outputs may be controlled directly via microprocessor for PWM applications. The 33879 incorporates SMARTMOS technology, with CMOS logic, bipolar/MOS analog circuitry, and DMOS power MOSFETs. The 33879 controls various inductive, incandescent, or LED loads by directly interfacing with a microcontroller. The circuit's innovative monitoring and protection features include very low standby currents, cascade fault reporting, internal +45 V clamp voltage for low-side configuration, -20 V high-side configuration, output-specific diagnostics, and independent overtemperature protection.

#### Features

www.DataSheet4U.c

© Motorola, Inc. 2005

- + Designed to Operate 5.5 V  $\leq$  V\_{PWR}  $\leq$  26.5 V
- 16-Bit SPI for Control and Fault Reporting, 3.3 V/5.0 V Compatible
- Outputs Are Current Limited (0.6 A to 1.2 A) to Drive Incandescent Lamps
- Output Voltage Clamp, +45 V (Low Side) and -20 V (High Side) During Inductive Switching
- On/Off Control of Open Load Detect Current (LED Application)
- Internal Reverse Battery Protection on V<sub>PWR</sub>
- · Loss of Ground or Supply Will Not Energize Loads or Damage IC
- + Maximum 5.0  $\mu A$   $I_{PWR}$  Standby Current at 13 V  $V_{PWR}$
- $R_{DS(ON)}$  of 0.75  $\Omega$  at 25°C Typical
- · Short Circuit Detect and Current Limit with Automatic Retry
- Independent Overtemperature Protection
- Pb-Free Packaging Designated by Suffix Code EK




## CONFIGURABLE OCTAL SERIAL SWITCH WITH OPEN LOAD DETECT CURRENT DISABLE



#### **ORDERING INFORMATION**

Device	Temperature Range (T <sub>A</sub> )	Package
MC33879EK/R2	-40°C to 125°C	32 SOICW-EP



This document contains certain information on a new product. Specifications and information herein are subject to change without notice.

\* digital dna

For More Information On This Product, intelligence and contents of the second s




Figure 1. 33879 Simplified Internal Block Diagram

			-
GND 🚃	1 •	32	DO DO
V <sub>DD</sub>	2	31	V <sub>PWR</sub>
S8 📖	3	30	D NC
NC 📖	4	29	S7
D8 📖	5	28	D7
S2	6	27	S4
D2	7	26	D4
NC 📖	8	25	D NC
NC 📖	9	24	D NC
S1 📖	10	23	S3
D1 📖	11	22	D3
D6 📖	12	21	D5
S6 📖	13	20	S5
IN6 📖	14	19	IN5
EN 📖	15	18	
SCLK	16	17	DI DI
			J

#### **TERMINAL DEFINITIONS**

A functional description of each terminal can be found in the <u>Functional Terminal Description</u> section beginning on page 14.

Terminal	Terminal Name	Formal Name	Definition
1	GND	Ground	Digital ground.
2	V <sub>DD</sub>	Logic Supply Voltage	Logic supply for SPI interface. With $V_{DD}$ low the device will be in Sleep mode.
3	S8	Source Output 8	Output 8 MOSFET source terminal.
4, 8, 9, 24, 25, 30	NC	Not Connected	No internal connection to this terminal.
5	D8	Drain Output 8	Output 8 MOSFETdrain terminal.
6	S2	Source Output 2	Output 2 MOSFET source terminal.
7	D2	Drain Output 2	Output 2 MOSFET drain terminal.
10	S1	Source Output 1	Output 1 MOSFET source terminal.
11	D1	Drain Output 1	Output 1 MOSFET drain terminal.
12	D6	Drain Output 6	Output 6 MOSFET drain terminal.
13	S6	Source Output 6	Output 6 MOSFET source terminal.
14	IN6	Command Input 6	PWM direct control input terminal for output 6. IN6 is "OR" with SPI bit.
15	EN	Enable Input	IC Enable. Active high. With EN low, the device is in Sleep mode.
16	SCLK	SPI Clock	SPI control clock input terminal.
17	DI	Serial Data Input	SPI control data input terminal from MCU to the 33879. Logic [1] activates output.
18	CS	SPI Chip Select	SPI control chip select input terminal from MCU to the 33879. Logic [0] allows data to be transferred in.
19	IN5	Command Input 5	PWM direct control input terminal for output 5. IN5 is "OR" with SPI bit.
20	S5	Source Output 5	Output 5 MOSFET source terminal.
21	D5	Drain Output 5	Output 5 MOSFET drain terminal.
22	D3	Drain Output 3	Output 3 MOSFET drain terminal.
23	S3	Source Output 3	Output 3 MOSFET source terminal.
26	D4	Drain Output 4	Output 4 MOSFET drain terminal.
27	S4	Source Output 4	Output 4 MOSFET source terminal.
28	D7	Drain Output 7	Output 7 MOSFET drain terminal.
29	S7	Source Output 7	Output 7 MOSFET source terminal.

#### **TERMINAL DEFINITIONS**

A functional description of each terminal can be found in the Functional Terminal Description section beginning on page 14.

Terminal	Terminal Name	Formal Name	Definition
31	V <sub>PWR</sub>	Battery Input	Power supply terminal to the 33879. $V_{\mbox{PWR}}$ has internal reverse battery protection.
32	DO	Serial Data Output	SPI control data output terminal from the 33879 to the MCU. DO=0 no fault, DO=1 specific output has fault.

#### MAXIMUM RATINGS

All voltages are with respect to ground unless otherwise noted.

Rating	Symbol	Value	Unit
ELECTICAL RATINGS			
V <sub>DD</sub> Supply Voltage (Note 1)	V <sub>DD</sub>	-0.3 to 7.0	V <sub>DC</sub>
CS, DI, DO, SCLK, IN5, IN6, and EN (Note 1)	-	-0.3 to 7.0	V <sub>DC</sub>
V <sub>PWR</sub> Supply Voltage (Note 1)	V <sub>PWR</sub>	-16 to 40	V <sub>DC</sub>
Output Clamp Energy (Note 2)	E <sub>CLAMP</sub>	50	mJ
ESD Voltage Human Body Model (Note 3) Machine Model (Note 4)	V <sub>ESD1</sub> V <sub>ESD2</sub>	±450 ±100	V
THERMAL RATINGS			
Operating Temperature Ambient Junction Case	T <sub>A</sub> T <sub>J</sub> T <sub>C</sub>	-40 to 125 -40 to 150 -40 to 125	°C
Storage Temperature	T <sub>STG</sub>	-55 to 150	°C
Power Dissipation (Note 5)	PD	1.7	w
Thermal Resistance Junction to Ambient Between the Die and the Exposed Die Pad	R <sub>θJA</sub> R <sub>θJC</sub>	71 1.2	°C/W
Peak Package Reflow Temperature During Solder Mounting (Note 6)	T <sub>SOLDER</sub>	245	°C

Notes

- 1. Exceeding these limits may cause malfunction or permanent damage to the device.
- 2. Maximum output clamp energy capability at 150°C junction temperature using single non-repetitive pulse method with I = 350 mA.
- 3. ESD1 testing is performed in accordance with the Human Body Model ( $C_{ZAP}$  = 100 pF,  $R_{ZAP}$  = 1500  $\Omega$ ).
- 4. ESD2 testing is performed in accordance with the Machine Model ( $C_{ZAP}$  = 200 pF,  $R_{ZAP}$  = 0  $\Omega$ ).
- 5. Maximum power dissipation at  $T_A = 25^{\circ}C$  with no heatsink used.
- 6. Terminal soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device.

#### STATIC ELECTRICAL CHARACTERISTICS

Characteristics noted under conditions of 3.1 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V, 5.5 V  $\leq$  V<sub>PWR</sub>  $\leq$  18 V, -40°C  $\leq$  T<sub>C</sub>  $\leq$  125°C unless otherwise noted. Where applicable, typical values reflect the parameter's approximate average value with V<sub>PWR</sub> = 13 V, T<sub>A</sub> = 25°C.

Characteristic	Symbol	Min	Тур	Max	Unit
POWER INPUT	· · ·				
Supply Voltage Range	V <sub>PWR(FO)</sub>				V
Fully Operational		5.5	-	26.5	
Supply Current	I <sub>PWR(ON)</sub>	_	14	24	mA
Sleep State Supply Current	I <sub>PWR(SS)</sub>				μA
$V_{DD}$ or EN $\leq$ 0.8 V, $V_{PWR}$ = 13 V		-	2.0	5.0	
Sleep State Supply Current	I <sub>VDD(SS)</sub>				μΑ
$\text{EN} \leq 0.8 \text{ V}, \text{ V}_{\text{DD}} \text{ = } 5.5 \text{ V}$		-	2.0	5.0	
V <sub>PWR</sub> Overvoltage Shutdown Threshold Voltage	V <sub>PWR(OV)</sub>	27	28.5	32	V
V <sub>PWR</sub> Overvoltage Shutdown Hysteresis Voltage	V <sub>PWR(OV-HYS)</sub>	0.2	1.5	2.5	V
V <sub>PWR</sub> Undervoltage Shutdown Threshold Voltage	V <sub>PWR(UV)</sub>	3.0	4.0	5.0	V
V <sub>PWR</sub> Undervoltage Shutdown Hysteresis Voltage	V <sub>PWR(UV-HYS)</sub>	300	500	700	mV
Logic Supply Voltage	V <sub>DD</sub>	3.1	-	5.5	V
Logic Supply Current	I <sub>DD</sub>	250	400	700	μΑ
Logic Supply Sleep State Threshold Voltage	V <sub>DD(SS)</sub>	0.8	2.5	3.0	V
Logic Supply Sleep State Hysteresis (Note 7)	V <sub>DD(SS-HYS)</sub>	0.3	-	1.5	V

#### Notes

7. This parameter is guaranteed by design; however, it is not production tested.

#### STATIC ELECTRICAL CHARACTERISTICS (continued)

Characteristics noted under conditions of 3.1  $V \le V_{DD} \le 5.5 V$ , 5.5  $V \le V_{PWR} \le 18 V$ , -40°C  $\le T_C \le 125$ °C unless otherwise noted. Where applicable, typical values reflect the parameter's approximate average value with  $V_{PWR} = 13 V$ ,  $T_A = 25$ °C.

Characteristic	Symbol	Min	Тур	Max	Unit
POWER OUTPUT					
Drain-to-Source ON Resistance ( $I_{OUT}$ = 0.350 A, $V_{PWR}$ = 13 V) $T_J$ = 125°C $T_J$ = 25°C $T_J$ = -40°C	R <sub>DS (ON)</sub>	- - -	_ 0.75 _	1.4 _ _	Ω
Output Self Limiting Current High-Side and Low-Side Configurations	I <sub>OUT(LIM)</sub>	0.6	-	1.2	А
Output Fault Detection Voltage Threshold (Note 8) Outputs Programmed OFF	V <sub>OUT(FLT-TH)</sub>	2.5	3.5	4.5	V
Output Fault Detection Current @ Threshold, High-Side Configuration Outputs Programmed OFF	I <sub>OUT(FLT-TH)</sub>	35	55	70	μΑ
Output Fault Detection Current @ Threshold, Low-Side Configuration Outputs Programmed OFF	IOUT(FLT-TH)	20	30	60	μΑ
Output OFF Open Load Detection Current, High-Side Configuration V <sub>DRAIN</sub> = 16 V, V <sub>SOURCE</sub> = 0 V, Outputs Programmed OFF	loco	65	100	160	μΑ
Output OFF Open Load Detection Current, Low-Side Configuration V <sub>DRAIN</sub> = 16 V, V <sub>SOURCE</sub> = 0 V, Outputs Programmed OFF	l <sub>oco</sub>	40	75	135	μΑ
Output Clamp Voltage Low-Side Drive I <sub>D</sub> = 10 mA	V <sub>OC(LSD)</sub>	40	45	55	V
Output Clamp Voltage High-Side Drive I <sub>S</sub> = -10 mA	V <sub>OC(HSD)</sub>	-15	-20	-25	V
Output Leakage Current High-Side and Low-Side Configurations V <sub>DD</sub> = 0 V, V <sub>DRAIN</sub> = 16 V, V <sub>SOURCE</sub> = 0 V	I <sub>OUT(LKG)</sub>	_	_	7.0	μΑ
Output Leakage Current Low-Side Configuration $V_{DD} = 5.0 \text{ V}, V_{DRAIN} = 16 \text{ V}, V_{SOURCE} = 0 \text{ V},$ Open Load Detection Current Disabled	I <sub>OUT(LKG)</sub>	_	_	5.0	μΑ
Output Leakage Current High-Side Configuration V <sub>DD</sub> = 5.0 V, V <sub>DRAIN</sub> = 16 V, V <sub>SOURCE</sub> = 0 V, Open Load Detection Current Disabled	I <sub>OUT(LKG)</sub>	_	_	20	μΑ
Overtemperature Shutdown (Note 9)	T <sub>LIM</sub>	155	_	185	°C
Overtemperature Shutdown Hysteresis (Note 9)	T <sub>LIM(HYS)</sub>	5.0	10	15	°C

Notes

8. Output fault detection thresholds with outputs programmed OFF. Output fault detect thresholds are the same for output open and shorts.

9. This parameter is guaranteed by design; however, it is not production tested.

#### STATIC ELECTRICAL CHARACTERISTICS (continued)

Characteristics noted under conditions of 3.1 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V, 5.5 V  $\leq$  V<sub>PWR</sub>  $\leq$  18 V, -40°C  $\leq$  T<sub>C</sub>  $\leq$  125°C, unless otherwise noted. Typical values, where applicable, reflect the parameter's approximate average value with V<sub>PWR</sub> = 13 V, T<sub>A</sub> = 25°C

Characteristic	Symbol	Min	Тур	Max	Unit
DIGITAL INTERFACE				4	
Input Logic High-Voltage Thresholds (Note 10)	V <sub>IH</sub>	0.7 V <sub>DD</sub>	_	V <sub>DD</sub> +0.3	V
Input Logic Low-Voltage Thresholds (Note 10)	V <sub>IL</sub>	GND - 0.3	_	0.2 V <sub>DD</sub>	V
IN5, IN6, EN Input Logic Current IN5, IN6, EN = 0 V	I <sub>IN5,</sub> I <sub>IN6,</sub> I <sub>EN</sub>	-10	_	10	μΑ
IN5, IN6 Pulcown Current 0.8 V to 5.0 V	I <sub>IN5,</sub> I <sub>IN6,</sub>	30	45	100	μΑ
EN Pullcown Current EN = 5.0 V	I <sub>EN</sub>	20	45	100	μΑ
SCLK, DI Input, Tri-State DO Output 0 V to 5.0 V	I <sub>SCK</sub> , I <sub>DI</sub> , I <sub>TRI-DO</sub>	-10	_	10	μΑ
$\overline{CS} \text{ Input Current}$ $\overline{CS} = V_{DD}$	I <sub>CS</sub>	-10	_	10	μA
$\overline{CS}$ Pullup Current $\overline{CS} = 0 V$	ICS	-30	_	-100	μΑ
$\overline{\text{CS}}$ Leakage Current to V <sub>DD</sub> $\overline{\text{CS}}$ = 5.0 V, V <sub>DD</sub> = 0 V	I <u>CS</u> (LKG)	_	-	10	μΑ
DO High-State Output Voltage I <sub>DO-HIGH</sub> = -1.6 mA	V <sub>DOHIGH</sub>	V <sub>DD</sub> -0.4	-	V <sub>DD</sub>	V
DO Low-State Output Voltage I <sub>DO-LOW</sub> = 1.6 mA	V <sub>DOLOW</sub>	-	_	0.4	V
Input Capacitance on SCLK, DI, Tri-State DO, IN5, IN6, EN (Note 11)	C <sub>IN</sub>	-	_	20	pF

Notes

10. Upper and lower logic threshold voltage levels apply to DI,  $\overline{CS}$ , SCLK, IN5, IN6, and EN.

11. This parameter is guaranteed by design; however, it is not production tested.

#### DYNAMIC ELECTRICAL CHARACTERISTICS

Characteristics noted under conditions of 3.1 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V, 5.5 V  $\leq$  V<sub>PWR</sub>  $\leq$  18 V, -40°C  $\leq$  T<sub>C</sub>  $\leq$  125°C unless otherwise noted. Where applicable, typical values reflect the parameter's approximate average value with V<sub>PWR</sub> = 13 V, T<sub>A</sub> = 25°C.

Characteristic	Symbol	Min	Тур	Мах	Units
POWER OUTPUT TIMING					
Output Slew Rate Low-Side Configuration (Note 12) $R_{LOAD} = 620 \Omega, C_{L} = 200 pF$	t <sub>SR(RISE)</sub>	0.1	0.5	1.0	V/µs
Output Slew Rate Low-Side Configuration (Note 12) $R_{LOAD} = 620 \Omega, C_{L} = 200 pF$	t <sub>SR(FALL)</sub>	0.1	0.5	1.0	V/µs
Output Rise Time High-Side Configuration (Note 12) $R_{LOAD} = 620 \Omega, C_{L} = 200 pF$	t <sub>SR(RISE)</sub>	0.1	0.3	1.0	V/µs
Output Fall Time High-Side Configuration (Note 12) $R_{LOAD} = 620 \Omega, C_{L} = 200 pF$	t <sub>SR(FALL)</sub>	0.1	0.3	1.0	V/µs
Output Turn ON Delay Time, High-Side and Low-Side Configuration (Note 13)	t <sub>DLY(ON)</sub>	1.0	15	50	μs
Output Turn OFF Delay Time, High-Side and Low-Side Configuration (Note 13)	t <sub>DLY(OFF)</sub>	1.0	30	100	μS
Output Fault Delay Time (Note 14)	t <sub>FAULT</sub>	100	-	300	μS
Power-ON Reset Delay Delay Time Required from Rising Edge of EN and V <sub>DD</sub> to SPI Active	t <sub>POR</sub>	100	_	_	μS
Low-State Duration on V <sub>DD</sub> or EN for Reset V <sub>DD</sub> or EN $\leq$ 0.2 V	t <sub>RESET</sub>	100	_	-	μs

Notes

 Output slew rate respectively measured across a 620 Ω resistive load at 10 to 90 percent and 90 to 10 percent voltage points. C<sub>L</sub> capacitor is connected from Drain or Source output to Ground.

13. Output turn ON and OFF delay time measured from 50 percent rising edge of CS to the beginning of the 10 and 90 percent transition points.

14. Duration of fault before fault bit is set. Duration between access times must be greater than 300 µs to read faults.

#### DYNAMIC ELECTRICAL CHARACTERISTICS (continued)

Characteristics noted under conditions of 3.1 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V, 5.5 V  $\leq$  V<sub>PWR</sub>  $\leq$  18 V, -40°C  $\leq$  T<sub>C</sub>  $\leq$  125°C unless otherwise noted. Where applicable, typical values reflect the parameter's approximate average value with V<sub>PWR</sub> = 13 V, T<sub>A</sub> = 25°C.

Characteristic	Symbol	Min	Тур	Max	Units
DIGITAL INTERFACE TIMING (Note 15)					
Recommended Frequency of SPI Operation (Note 15)	f <sub>SPI</sub>	-	4.0	-	MHz
Falling Edge of CS to Rising Edge of SCLK (Required Setup Time)	t <sub>LEAD</sub>	100	-	-	ns
Falling Edge of SCLK to Rising Edge of $\overline{CS}$ (Required Setup Time)	t <sub>LAG</sub>	50	-	-	ns
DI to Falling Edge of SCLK (Required Setup Time)	t <sub>DI(SU)</sub>	16	-	-	ns
Falling Edge of SCLK to DI (Required Hold Time)	t <sub>DI(HOLD)</sub>	20	-	-	ns
DI, CS, SCLK Signal Rise Time (Note 16)	t <sub>R(DI)</sub>	-	5.0	-	ns
DI, CS, SCLK Signal Fall Time (Note 16)	t <sub>F(DI)</sub>	-	5.0	-	ns
Time from Falling Edge of $\overline{\text{CS}}$ to DO Low Impedance (Note 17)	t <sub>DO(EN)</sub>	-	-	55	ns
Time from Rising Edge of $\overline{\text{CS}}$ to DO High Impedance (Note 18)	t <sub>DO(DIS)</sub>	_	-	55	ns
Time from Rising Edge of SCLK to DO Data Valid (Note 19)	t <sub>VALID</sub>	_	25	55	ns

Notes

15. This parameter is guaranteed by design. Production test equipment uses 4.16 MHz, 5.5 V/3.1 V SPI interface.

16. Rise and Fall time of incoming DI,  $\overline{CS}$ , and SCLK signals suggested for design consideration to prevent the occurrence of double pulsing.

17. Time required for output status data to be available for use at DO terminal.

18. Time required for output status data to be terminated at DO terminal.

19. Time required to obtain valid data out from DO following the rise of SCLK.









Figure 2. SPI Timing Diagram



NOTE:  $C_L$  represents the total capacitance of the test fixture and probe.

#### Figure 3. Valid Data Delay Time and Valid Time Test Circuit





#### Figure 5. Enable and Disable Time Waveforms

50

10

15

V<sub>PWR</sub> (V)

20


25

75

100

125

## **Typical Electrical Characteristics**



V<sub>PWR</sub>

Figure 8. Sleep State I<sub>PWR</sub> vs. V<sub>PWR</sub>

33879 12

## **Typical Electrical Characteristics (continued)**




Figure 11. Open Load Detection Current at Threshold




Figure 12. Open Load Detection Threshold vs. Temperature

## SYSTEM/APPLICATION INFORMATION

#### FUNCTIONAL TERMINAL DESCRIPTION

## CS Terminal

The system MCU selects the 33879 with which to communicate through the use of the chip select  $\overline{CS}$  terminal. Logic low on  $\overline{CS}$  enables the data output (DO) driver and allows data to be transferred from the MCU to the 33879 and vice versa. Data clocked into the 33879 is acted upon on the rising edge of  $\overline{CS}$ .

To avoid any spurious data, it is essential the high-to-low transition of the  $\overline{\text{CS}}$  signal occur only when SPI clock (SCLK) is in a logic low state.

## SCLK Terminal

The SCLK terminal clocks the internal shift registers of the 33879. The serial data input (DI) terminal is latched into the input shift register on the falling edge of the SCLK. The serial data output (DO) terminal shifts data out of the shift register on the rising edge of the SCLK signal. False clocking of the shift register must be avoided to ensure validity of data. It is essential that the SCLK terminal be in a logic low state when the  $\overline{CS}$  terminal makes any transition. For this reason, it is recommended the SCLK terminal is commanded to a logic low state when the device is not accessed ( $\overline{CS}$  in logic high state). With  $\overline{CS}$  in a logic high state, signals present on SCLK and DI are ignored and the DO output is tri-state.

## **DI Terminal**

The DI terminal is used for serial instruction data input. DI information is latched into the input register on the falling edge of SCLK. A logic high state present on DI will program a specific output *on*. The specific output will turn on with the rising edge of the  $\overline{CS}$  signal. Conversely, a logic low state present on the DI terminal will program the output *off*. The specific output will turn off with the rising edge of the  $\overline{CS}$  signal. To program the eight outputs and Open Load Detection Current *on* or *off*, send the DI data beginning with the Open Load Detection Current bits, followed by output eight, output seven, and so on to output one. For each falling edge of the SCLK while  $\overline{CS}$  is logic low, a data bit instruction (*on* or *off*) is loaded into the shift register per the data bit DI state. Sixteen bits of entered information is required to fill the input shift register.

## **DO Terminal**

The DO terminal is the output from the shift register. The DO terminal remains tri-state until the  $\overline{CS}$  terminal is in a logic low state. All faults on the 33879 device are reported as logic [1] through the DO data terminal. Regardless of the configuration of the driver, open loads and shorted loads are reported as logic [1]. Conversely, normal operating outputs with non-faulted loads are reported as logic [0]. Outputs programmed with Open Load Detection Current disabled will report logic [0] in the off

state. The first eight positive transitions of SCLK will report logic [0] followed by the status of the eight output drivers. The DI/DO shifting of data follows a first-in, first-out protocol with both input and output words transferring the most significant bit (MSB) first.

#### **EN Terminal**

The EN terminal on the 33879 enables the device. With the EN terminal high, output drivers may be activated and open/ short fault detection performed and reported. With the EN terminal low, all outputs become inactive, Open Load Detection Current is disabled, and the device enters Sleep mode. The 33879 will perform Power-ON Reset on rising edge of the enable signal.

#### **IN5 and IN6 Terminals**

The IN5 and IN6 command inputs allow outputs five and six to be used in PWM applications. The IN5 and IN6 terminals are OR-ed with the Serial Peripheral Interface (SPI) command input bits. For SPI control of outputs five and six, the IN5 and IN6 terminals should be grounded or held low by the microprocessor. When using IN5 or IN6 to PWM the output, the control SPI bit must be logic [0]. Maximum PWM frequency for each output is 2.0 kHz.

## V<sub>DD</sub> Terminal

The V<sub>DD</sub> input terminal is used to determine logic levels on the microprocessor interface (SPI) terminals. Current from V<sub>DD</sub> is used to drive DO output and the pullup current for  $\overline{CS}$ . V<sub>DD</sub> must be applied for normal mode operation. The 33879 device will perform Power-ON Reset with the application of V<sub>DD</sub>.

## V<sub>PWR</sub> Terminal

The V<sub>PWR</sub> terminal is battery input and Power-ON Reset to the 33879 IC. The V<sub>PWR</sub> terminal has internal reverse battery protection. All internal logic current is provided from the V<sub>PWR</sub> terminal. The 33879 will perform Power-ON Reset with the application of V<sub>PWR</sub>.

## D1–D8 Terminals

The D1 to D8 terminals are the open-drain outputs of the 33879. For high-side drive configurations, the drain terminals are connected to battery supply. In low-side drive configurations, the drain terminals are connected to the low side of the load. All outputs may be configured individually as desired. When configured as low-side drive, the 33879 limits the positive inductive transient to 45 V.

## S1–S8 Terminals

The S1 to S8 terminals are the source outputs of the 33879. For high-side drive configurations, the source terminals are connected directly to the load. In low-side drive configurations, the source is connected to ground. All outputs may be configured individually as desired. When high-side drive is used, the 33879 will limit the negative inductive transient to negative 20 V.

#### **MCU INTERFACE DESCRIPTION**

#### Introduction

The 33879 is an 8-output hardware-configurable power switch with 16-bit serial control. A simplified internal block diagram of the 33879 is shown in Figure 1 on page 2.

The 33879 device uses high-efficiency up-drain power DMOS output transistors exhibiting low drain-to-source ON resistance ( $R_{DS(ON)}$  = 1.0  $\Omega$  at 25°C typical) and dense CMOS control logic. All outputs have independent voltage clamps to provide fast inductive turn-off and transient protection.

In operation, the 33879 functions as an 8-output serial switch serving as a MCU bus expander and buffer with fault management and fault reporting features. In doing so, the device directly relieves the MCU of the fault management functions. This device directly interfaces to an MCU using a SPI for control and diagnostic readout. <u>Figure 13</u> illustrates the basic SPI configuration between an MCU and one 33879.






Figure 13. SPI Interface with Microcontroller

All inputs are compatible with 5.0 V and 3.3 V CMOS logic levels and incorporate positive logic. When a SPI bit is programmed to a logic [0], the corresponding output will be OFF. Conversely, when a SPI bit is programmed to logic [1] the output being controlled will be ON. Diagnostics are treated in a similar manner. Outputs with a fault will feed back (via DO) a logic [1] to the microcontroller, while normal operating outputs will provide a logic [0].

Figure 14 illustrates the daisy chain configuration using the 33879. Data from the MCU is clocked daisy chain through each device while the  $\overline{CS}$  bit is commanded low by the MCU. During each clock cycle, output status from the daisy chain is transferred to the MCU via the Master In Slave Out (MISO) line. On rising edge of  $\overline{CS}$ , command data stored in the input register is then transferred to the output driver.





Multiple 33879 devices can be controlled in a parallel input fashion using the SPI. <u>Figure 15</u> illustrates the control of 24 loads using three dedicated parallel MCU ports for chip select.




Figure 15. Parallel Input SPI Control

OUT 8 OUT 7 OUT 6 OUT 5 OUT 4 Status Status Status Status Status

Bits 8 to 15 will always return "0".

Bit 5

0 = Bits 0 to 7, No Fault at Output.

1 = Bits 0 to 7, Output Short-to-Battery, Short-to-GND, Open Load, or  $T_{\mbox{LIM}}.$ 

## Table 3. Fault Operation

**Table 2. Fault Register Definition** 

Serial Output (DO	Terminal Reports
-------------------	------------------

Overtemperature	Fault reported by serial output (DO) terminal.			
Overcurrent	DO terminal reports short to battery/supply or overcurrent condition.			
Output ON Open Load Fault	Not reported.			
Output OFF Open Load Fault	DO terminal reports output OFF open load condition only with Open Load Detection Current enabled. DO terminal will report "0" for Output OFF Open Load Fault with Open Load Detection Current disabled.			
Device Shutdowns				
Overvoltage	Total device shutdown at $V_{PWR}$ = 27 V–30 V. Resumes normal operation with proper voltage. All outputs assuming the previous state upon recovery from overvoltage.			
Overtemperature	Only the output experiencing an overtemperature shuts down. Output assumes previous state upon recovery from overtemperature.			

#### Table 1. Command Register Definition

Bit 7

ON/OFF

OUT 8

Bit 7

Bit 6

ON/OFF

OUT 7

Bit 6

Bit 5

ON/OFF

OUT 6

1 = Bits 0 to 7, Output commanded ON.

Bit 4

ON/OFF

OUT 5

1 = Bits 8 to 15 Open Load Detection Current ON.

Bit 4

Bit 8

ON/OFF

Open

Load

Detect

1

Bit 8

0

On each SPI communication, a 16-bit command word is sent
to the 33879 and a 16-bit status word is received from the
33879. The MSB is sent and received first. As Table 1 shows,
the Command Register defines the position and operation the

Bit 11

ON/OFF

Open

Load

Detect

4

Bit 11

0

Bit 10

ON/OFF

Open

Load

Detect

3

Bit 10

0

Bit 9

ON/OFF

Open

Load

Detect

2

Bit 9

0

33879 will perform on rising edge of  $\overline{CS}$ . The Fault Register, shown in <u>Table 2</u>, defines the previous state status of the output driver. <u>Table 3</u> identifies the type of fault and the method by which the fault is communicated to the microprocessor.

Bit 3

ON/OFF

OUT 4

Bit 3

Bit 2

ON/OFF

OUT 3

Bit 2

OUT 3

Status

Bit 1

ON/OFF

OUT 2

Bit 1

OUT 2

Status

**SPI DEFINITION** 

**Freescale Semiconductor, Inc.** 

LSB

Bit 0

OUT 1

Status

LSB

Bit 0

ON/OFF

OUT 1

MSB

Bit 15

ON/OFF

Open

Load

Detect

8

MSB

Bit 15

0

Bit 14

ON/OFF

Open

Load

Detect

7

Bit 14

0

Bit 13

ON/OFF

Open

Load

Detect

6

0 = Bits 0 to 7, Output commanded OFF.

Bit 13

0

Bit 12

ON/OFF

Open

Load

Detect

5

Bit 12

0

0 = Bits 8 to 15, Open Load Detection Current OFF.

## **DEVICE OPERATION**

#### **Power Supply**

The 33879 device has been designed with ultra-low Sleep mode currents. The device may enter Sleep mode via the EN terminal or the V<sub>DD</sub> terminal. In the Sleep mode (EN or V<sub>DD</sub>  $\leq$  0.8 V), the current consumed by the V<sub>PWR</sub> terminal is less than 5.0  $\mu$ A.

Placing the 33879 in Sleep mode resets the internal registers to the Power-ON Reset state. The reset state is defined as all outputs off and Open Load Detection Current disabled.

To place the 33879 in the Sleep mode, either command all outputs off and apply logic low to the EN input terminal or remove power from the  $V_{DD}$  supply terminal. Prior to removing  $V_{DD}$  from the device, it is recommended that all control inputs from the MCU be low.

## **Paralleling of Outputs**

Using MOSFETs as an output switch conveniently allows the paralleling of outputs for increased current capability.  $R_{DS(ON)}$  of MOSFETs have an inherent positive temperature coefficient that provides balanced current sharing between outputs without destructive operation. This mode of operation may be desirable in the event the application requires lower power dissipation or the added capability of switching higher currents. Performance of parallel operation results in a corresponding decrease in  $R_{DS(ON)}$  while the output OFF Open Load Detection Currents and the output current limits increase correspondingly. Paralleling outputs from two or more different IC devices is possible but not recommended.

## **Fault Logic Operation**

Fault logic of the 33879 device has been greatly simplified over other devices using SPI communications. As command word one is being written into the shift register, a fault status word is being simultaneously written out and received by the MCU. Regardless of the configuration, with no outputs faulted and Open Load Detection Current enabled, all status bits being received by the MCU will be zero. When outputs are faulted (off state open circuit or on state short circuit/overtemperature), the status bits being received by the MCU will be one. The distinction between open circuit fault and short/ overtemperature is completed via the command word. For example, when a zero command bit is sent and a one fault is received in the following word, the fault is open/short-to-battery for high-side drive or open/short-to-ground for low-side drive. In the same manner, when a one command bit is sent and a one fault is received in the following word, the fault is a short-toground/overtemperature for high-side drive or short-to-battery/ overtemperature for low-side drive. The timing between two write words must be greater than 300 µs to allow adequate time to sense and report the proper fault status.

#### **SPI Integrity Check**

Checking the integrity of the SPI communication with the initial power-up of the  $V_{DD}$  and EN terminals is recommended. After initial system start-up or reset, the MCU will write one 32-bit pattern to the 33879. The first 16 bits read by the MCU will be 8 logic [0]s followed by the fault status of the outputs. The second 16 bits will be the same bit pattern sent by the MCU. By the MCU receiving the same bit pattern it sent, bus integrity is confirmed. Please note the second 16-bit pattern the MCU sends to the device is the command word and will be transferred to the outputs with rising edge of  $\overline{CS}$ .

**Important** A SCLK pulse count strategy has been implemented to ensure integrity of SPI communications. SPI messages consisting of 16 SCLK pulses and multiples of 8 clock pulses thereafter will be acknowledged. SPI messages consisting of other than 16 + multiples of 8 SCLK pulses will be ignored by the device.

#### **Overtemperature Fault**

Overtemperature detection and shutdown circuits are specifically incorporated for each individual output. The shutdown following an overtemperature condition is independent of the system clock or any other logic signal. Each independent output shuts down at 155°C to 185°C. When an output shuts down owing to an overtemperature fault, no other outputs are affected. The MCU recognizes the fault by a one in the fault status register. After the 33879 device has cooled below the switch point temperature and 15°C hysteresis, the output will activate unless told otherwise by the MCU via SPI to shut down.

## **Overvoltage Fault**

An overvoltage condition on the V<sub>PWR</sub> terminal will cause the device to shut down all outputs until the overvoltage condition is removed. When the overvoltage condition is removed, the outputs will resume their previous state. This device does not detect an overvoltage on the V<sub>DD</sub> terminal. The overvoltage threshold on the V<sub>PWR</sub> terminal is specified as 27 V to 30 V, with 1.0 V typical hysteresis. A V<sub>PWR</sub> overvoltage detection is *global*, causing all outputs to be turned OFF.

#### **Output OFF Open Load Fault**

An output OFF open load fault is the detection and reporting of an *open* load when the corresponding output is disabled (input bit programmed to a logic low state). The Output OFF Open Load fault is detected by comparing the drain-to-source voltage of the specific MOSFET output to an internally generated reference. Each output has one dedicated comparator for this purpose.

An output OFF open load fault is indicated when the drain-tosource voltage is less than the output threshold voltage  $(V_{OUT(flt-th)})$  of 2.5 V to 4.0 V. Hence, the 33879 will declare the

load *open* in the OFF state when the output drain-to-source voltage is less than  $V_{OUT(flt-th)}$ .

This device has an internal 80  $\mu$ A current source connected from drain to source of the output MOSFET. The current source may be programmed on or off via SPI. The Power-ON Reset state for the current source is "off" and must be enabled via SPI. To achieve low Sleep mode quiescent currents, the Open Load Detection Current source of each driver is switched off when V<sub>DD</sub> or EN is removed.

During output switching, especially with capacitive loads, a false output OFF open load fault may be triggered. To prevent this false fault from being reported, an internal fault filter of 100  $\mu s$  to 300  $\mu s$  is incorporated. A false fault reporting is a function of the load impedance,  $R_{DS(ON)}, C_{OUT}$  of the MOSFET, as well as the supply voltage,  $V_{PWR}$ . The rising edge of  $\overline{CS}$  triggers the built-in fault delay timer. The timer will time out before the fault comparator is enabled and the fault is detected. Once the condition causing the open load fault is removed, the device will resume normal operation. The open load fault, however, will be latched in the output DO register for the MCU to read.

#### **Shorted Load Fault**

A shorted load (overcurrent) fault can be caused by any output being shorted directly to supply, or an output experiencing a current greater than the current limit.

There are two safety circuits progressively in operation during load short conditions that provide system protection:

- 1. The device's output current is monitored in an analog fashion using SENSEFET approach and current limited.
- 2. The device's output thermal limit is sensed and when attained causes only the specific faulted output to shut down. The output will remain off until cooled. The device will then reassert the output automatically. The cycle will continue until fault is removed or the command bit instructs the output off. Shorted load faults will be reported properly through SPI regardless of Open Load Detection Current enable bits.

#### **Undervoltage Shutdown**

An undervoltage condition on V<sub>DD</sub> or V<sub>PWR</sub> will result in the shutdown of all outputs. The V<sub>DD</sub> undervoltage threshold is between 0.8 V and 3.0 V. V<sub>PWR</sub> undervoltage threshold is between 3.0 V and 5.0 V. When the supplies fall below their respective thresholds, all outputs are turned OFF. As both supplies returns to normal levels, internal logic is reset and the device resumes normal operation.

#### **Output Voltage Clamp**

Each output of the 33879 incorporates an internal voltage clamp to provide fast turn-off and transient protection of each output. Each clamp independently limits the drain-to-source voltage to 45 V for low-side drive configurations and -20 V for high-side drive configurations. The total energy clamped ( $E_J$ ) can be calculated by multiplying the current area under the current curve ( $I_A$ ) times the clamp voltage ( $V_{CL}$ ) (see Figure 16).

Characterization of the output clamps, using a single pulse non-repetitive method at 0.35 A, indicates the maximum energy per output to be 50 mJ at 150°C junction temperature.




Figure 16. Output Voltage Clamping

#### **SPI** Configurations

The SPI configuration on the 33879 device is consistent with other devices in the Octal Serial Switch (OSS) family. This device may be used in serial SPI or parallel SPI with the 33298 and 33291. Different SPI configurations may be provided. For more information, contact Motorola Analog Products Division or local Motorola representative.


#### **Reverse Battery**

The 33879 has been designed with reverse battery protection on the  $V_{\text{PWR}}$  terminal.

All outputs consist of a power MOSFET with an integral substrate diode. During the reverse battery condition, current will flow through the load via the substrate diode. Under this circumstance, relays may energize and lamps will turn on. Where load reverse battery protection is desired, a reverse battery blocking diode must be placed in series with the load.

## PACKAGE DIMENSIONS

**Important** For the most current revision of the package, visit <u>www.freescale.com</u> and do a keyword search on the 98A drawing number below.



LL.

Information in this document is provided solely to enable system and software implementers to use Motorola products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.

MOTOROLA and the Stylized M Logo are registered in the US Patent and Trademark Office. All other product or service names are the property of their respective owners.

© Motorola, Inc. 2005

#### HOW TO REACH US:

#### USA/EUROPE/LOCATIONS NOT LISTED:

Motorola Literature Distribution P.O. Box 5405, Denver, Colorado 80217 1-800-521-6274 or 480-768-2130 JAPAN: Motorola Japan Ltd.; SPS, Technical Information Center 3-20-1 Minami-Azabu. Minato-ku, Tokyo 106-8573, Japan 81-3-3440-3569

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong 852-26668334

HOME PAGE: http://motorola.com/semiconductors

