

## Advance Information

# Six-Output Low-Side Switch with SPI and Parallel Input Control

The 33882 is a smart six-output low-side switch able to control system loads up to 1.0 A. The six outputs can be controlled via both serial peripheral interface (SPI) and parallel input control, making the device attractive for fault-tolerant system applications. There are two additional 30 mA low-side switches with SPI diagnostic reporting (with parallel input control only).


The 33882 is designed to interface directly with industry-standard microcontrollers via SPI to control both inductive and incandescent loads. Outputs are configured as open-drain power MOSFETs incorporating internal dynamic clamping and current limiting. The device has multiple monitoring and protection features, including low standby current, fault status reporting, internal 52 V clamp on each output, output-specific diagnostics, and protective shutdown. In addition, it has a mode select terminal affording a dual means of input control.

### Features


- Outputs Clamped for Switching Inductive Loads
- Very Low Operational Bias Currents (< 2.0 mA)
- CMOS Input Logic Compatible with 5.0 V Logic Levels
- Load Dump Robust (60 V Transient at  $V_{PWR}$  on OUT0–OUT5)
- Daisy Chain Operation of Multiple Devices Possible
- Switch Outputs Can Be Paralleled for Higher Currents
- $R_{DS(ON)}$  of 0.4  $\Omega$  per Output (25°C) at 13 V  $V_{PWR}$
- SPI Operation Guaranteed to 2.0 MHz

**33882**

**SIX-OUTPUT LOW-SIDE SWITCH**



**DH SUFFIX**  
**CASE 979A-09**  
**30-TERMINAL HSOP**




**FC SUFFIX**  
**CASE 1306-01**  
**32-TERMINAL QFN**

### ORDERING INFORMATION

Device	Temperature Range (T <sub>A</sub> )	Package
MC33882DH/R2	-40°C to 125°C	30 HSOP
MC33882FC/R2	-40°C to 125°C	32 QFN

**33882 Simplified Application Diagram**



www.DataSheet4U.com

This document contains certain information on a new product. Specifications and information herein are subject to change without notice.





Figure 1. 33882 Simplified Internal Block Diagram

**Note** Terminal numbers shown in this figure are applicable only to the 30-lead HSOP package.




### HSOP TERMINAL FUNCTION DESCRIPTION

Terminal	Terminal Name	Formal Name	Definition
1	V <sub>PWR</sub>	Load Supply Voltage	This terminal is connected to battery voltage. A decoupling cap is required from V <sub>PWR</sub> to ground.
2 19 28	IN0 & IN1 IN2 & IN3 IN4 & IN5	Input 0 & Input 1 Input 2 & Input 3 Input 4 & Input 5	These input terminals control two output channels each when the $\overline{\text{MODE}}$ terminal is pulled high. These terminals may be connected to pulse width modulated (PWM) outputs of the control IC while the $\overline{\text{MODE}}$ terminal is high. The states of these terminals are ignored during normal operation ( $\overline{\text{MODE}}$ terminal low) and override the normal inputs (serial or parallel) when the $\overline{\text{MODE}}$ terminal is high. These terminals have internal active 25 $\mu\text{A}$ pull-downs.
3	$\overline{\text{MODE}}$	Mode Select	The $\overline{\text{MODE}}$ terminal is connected to the $\overline{\text{MODE}}$ terminal of the control IC. This terminal has an internal active 25 $\mu\text{A}$ pull-up.
4 6 9 18 21 24 27 29	IN0 IN1 IN2 IN7 IN3 IN4 IN5 IN6	Input 0–Input7	These are parallel control input terminals. These terminals have internal 25 $\mu\text{A}$ active pull-downs.
5 7 10 17 20 23 26 30	OUT0 OUT1 OUT2 OUT7 OUT3 OUT4 OUT5 OUT6	Output 0–Output7	Each terminal is one channel's drain, sinking current for the respective load.
8, 11, 22, 25	NC	No Connect	Not connected.
12	SI	Serial Input	The Serial Input terminal is connected to the SPI Serial Data Output terminal of the control IC from where it receives output command data. This input has an internal active 25 $\mu\text{A}$ pull-down and requires CMOS logic levels.
13	SCLK	Serial Clock	The SCLK terminal of the control IC is a bit (shift) clock for the SPI port. It transitions one time per bit transferred when in operation. It is idle between command transfers. It is 50% duty cycle, and has CMOS levels.
14	$\overline{\text{CS}}$	Chip Select	This terminal is connected to a chip select output of the control IC. This input has an internal active 25 $\mu\text{A}$ pull-up and requires CMOS logic levels.

**HSOP TERMINAL FUNCTION DESCRIPTION (continued)**

<b>Terminal</b>	<b>Terminal Name</b>	<b>Formal Name</b>	<b>Definition</b>
15	SO	Serial Output	This terminal is connected to the SPI Serial Data Input terminal of the control IC or to the SI terminal of the next device in a daisy chain. This output will remain tri-stated unless the device is selected by a low $\overline{CS}$ terminal or the $\overline{MODE}$ terminal goes low. The output signal generated will have CMOS logic levels and the output data will transition on the falling edges of SCLK. The serial output data provides fault information for each output and is returned MSB first when the device is addressed.
16	V <sub>DD</sub>	Logic Supply Voltage	This terminal is connected to the 5.0 V power supply of the system. A decoupling capacitor is required from V <sub>DD</sub> to ground.
Heat Sink (exposed pad)	GND	Ground	The exposed pad on this package provides the circuit ground connection for this IC. Ground continuity is required for the outputs to turn on.

### Transparent Top View of Package



### QFN TERMINAL FUNCTION DESCRIPTION

Terminal	Terminal Name	Formal Name	Definition
7 26 1	IN0 & IN1 IN2 & IN3 IN4 & IN5	Input 0 & Input 1 Input 2 & Input 3 Input 4 & Input 5	These input terminals control two output channels each when the $\overline{\text{MODE}}$ terminal is pulled high. These terminals may be connected to pulse width modulated (PWM) outputs of the control IC while the $\overline{\text{MODE}}$ terminal is high. The states of these terminals are ignored during normal operation ( $\overline{\text{MODE}}$ terminal low) and override the normal inputs (serial or parallel) when the $\overline{\text{MODE}}$ terminal is high. These terminals have internal active 25 $\mu\text{A}$ pull-downs.
2 9 11 13 25 28 30 32	IN6 IN0 IN1 IN2 IN7 IN3 IN4 IN5	Input 0–Input 7	These are parallel input terminals. These terminals have internal 25 $\mu\text{A}$ active pull-downs.
3 10 12 14 24 27 29 31	OUT6 OUT0 OUT1 OUT2 OUT7 OUT3 OUT4 OUT5	Output 0–Output 7	Each terminal is one channel's drain, sinking current for the respective load.
4, 5, 19–22	GND	Ground	Ground continuity is required for the outputs to turn on.
6	$V_{\text{PWR}}$	Load Supply Voltage	This terminal is connected to battery voltage. A decoupling capacitor is required from $V_{\text{PWR}}$ to ground.
8	$\overline{\text{MODE}}$	Mode Select	The $\overline{\text{MODE}}$ terminal is connected to the $\overline{\text{MODE}}$ terminal of the control IC. This terminal has an internal active 25 $\mu\text{A}$ pull-up.
15	SI	Serial Input	The Serial Input terminal is connected to the SPI Serial Data Output terminal of the control IC from where it receives output command data. This input has an internal active 25 $\mu\text{A}$ pull-down and requires CMOS logic levels.

**QFN TERMINAL FUNCTION DESCRIPTION (continued)**

Terminal	Terminal Name	Formal Name	Definition
16	SCLK	Serial Clock	The SCLK terminal of the control IC is a bit (shift) clock for the SPI port. It transitions one time per bit transferred when in operation. It is idle between command transfers. It is 50% duty cycle, and has CMOS levels.
17	$\overline{CS}$	Chip Select	This terminal is connected to a chip select output of the control IC. This input has an internal active 25 $\mu$ A pull-up and requires CMOS logic levels.
18	SO	Serial Output	This terminal is connected to the SPI Serial Data Input terminal of the control IC or to the SI terminal of the next device in a daisy chain. This output will remain tri-stated unless the device is selected by a low $\overline{CS}$ terminal or the $\overline{MODE}$ terminal goes low. The output signal generated will have CMOS logic levels and the output data will transition on the falling edges of SCLK. The serial output data provides fault information for each output and is returned MSB first when the device is addressed.
23	V <sub>DD</sub>	Logic Supply Voltage	This terminal is connected to the 5.0 V power supply of the system. A decoupling capacitor is required from V <sub>DD</sub> to ground.

## MAXIMUM RATINGS

All voltages are with respect to ground unless otherwise noted.

Rating	Symbol	Value	Limit
--------	--------	-------	-------

## ELECTRICAL RATINGS

Load Supply Voltage Normal Operation (Steady-State) Transient Survival (Note 1)	$V_{PWR(SS)}$ $V_{PWR(T)}$	25 -1.5 to 60	V
Logic Supply Voltage (Note 2)	$V_{DD}$	-0.3 to 7.0	V
Input Terminal Voltage (Note 3)	$V_{IN}$	-0.3 to $V_{DD} + 0.3$	V
Output Clamp Voltage (OUT0 to OUT5) (Note 4) 20 mA = $I_O = 0.2$ A	$V_{O(OFF)}$	48 to 64	V
Output Self-Limit Current OUT0 to OUT5 OUT6 and OUT7	$I_{O(LIM)}$	3.0 to 6.0 0.05 to 0.15	A
ESD Voltage (HSOP and QFN) Human Body Model (Note 5) Machine Model (Note 6)	$V_{ESD1}$ $V_{ESD2}$	$\pm 2000$ $\pm 200$	V
Output Clamp Energy (Note 7) OUT0 to OUT5: Single Pulse at 1.5 A, $T_J = 150^\circ\text{C}$ OUT6 and OUT7: Single Pulse at 0.45 A, $T_J = 150^\circ\text{C}$	$E_{CLAMP}$	100 50	mJ
Maximum Operating Frequency (SPI) SO (Note 8)	$f_{OF}$	3.2	MHz

## THERMAL RATINGS

Storage Temperature	$T_{STG}$	-55 to 150	$^\circ\text{C}$
Operating Junction Temperature	$T_J$	-40 to 150	$^\circ\text{C}$
Terminal Soldering Temperature HSOP QFN	$T_{SOLDER}$	220 240	$^\circ\text{C}$

### Notes

1. Transient capability with external 100  $\Omega$  resistor in series with  $V_{PWR}$  terminal and supply.
2. Exceeding these voltages may cause a malfunction or permanent damage to the device.
3. Exceeding the limits on any parallel inputs or SPI terminals may cause permanent damage to the device.
4. With output OFF.
5. ESD1 testing is performed in accordance with the Human Body Model ( $C_{ZAP} = 100$  pF,  $R_{ZAP} = 1500$   $\Omega$ ).
6. ESD2 testing is performed in accordance with the Machine Model ( $C_{ZAP} = 200$  pF,  $R_{ZAP} = 0$   $\Omega$ ).
7. Maximum output clamp energy capability at indicated junction temperature using a single pulse method.
8. Serial Frequency Specifications assume the IC is driving 8 tri-stated devices (20 pF each).

**MAXIMUM RATINGS (continued)**

All voltages are with respect to ground unless otherwise noted.

Rating	Symbol	Value	Limit
<b>THERMAL RESISTANCE</b> (Note 9), (Note 10)			
Junction-to-Ambient, Natural Convection, Single-Layer Board (1s) (Note 11) HSOP QFN	$R_{\theta JA}$	41 85	$^{\circ}\text{C}/\text{W}$
Junction-to-Ambient, Natural Convection, Four-Layer Board (2s2p) (Note 12) HSOP QFN	$R_{\theta JMA}$	18 27	$^{\circ}\text{C}/\text{W}$
Junction-to-Board (Bottom) HSOP QFN	$R_{\theta JB}$	3.0 10	$^{\circ}\text{C}/\text{W}$
Junction-to-Case (Top) (Note 13) HSOP QFN	$R_{\theta JC}$	0.2 1.2	$^{\circ}\text{C}/\text{W}$

## Notes

9. Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
10. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
11. Per SEMI G38-87 and JEDEC JESD51-2 with the single-layer board horizontal.
12. Per JEDEC JESD51-6 with the board horizontal.
13. Indicates the average thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC 883, Method 1012.1) with the cold plate temperature used for the case temperature.



## STATIC ELECTRICAL CHARACTERISTICS

Characteristics noted under conditions  $4.75\text{ V} \leq V_{DD} \leq 5.25\text{ V}$ ,  $9.0\text{ V} \leq V_{PWR} \leq 17\text{ V}$ ,  $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$  unless otherwise noted.

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### POWER INPUT

Supply Voltage Ranges					V
Functional Threshold (Note 14)	$V_{DD}$	5.5	4.5	8.0	
Full Operation	$V_{PWR}$	8.0	–	25	
$V_{DD}$ Supply Current (All Outputs ON) (Note 15)	$I_{PWR(ON)}$	–	–	7.5	mA
$I_O = 1.0\text{ A}$ Each					
Overvoltage Shutdown (Note 16)	$V_{PWR(OV)}$	30	–	40	V
Overvoltage Shutdown Hysteresis (Note 17)	$V_{PWR(OV)HYS}$	0.4	–	1.5	V
Power-ON Reset Threshold, $V_{DD}$ (Note 18)	$V_{POR}$	2.5	–	3.5	V
Logic Supply Current (All Outputs ON)	$I_{DD}$	–	–	5.0	mA
$V_{DD} = 5.5\text{ V}$					

### POWER OUTPUT

Output Drain-to-Source ON Resistance	$R_{DS(ON)}$	–	0.6	0.8	$\Omega$
OUT0 to OUT5: $T_J = 150^\circ\text{C}$ , $V_{PWR} = 13.0\text{ V}$ , $I_O = 1.0\text{ A}$					
Output Drain-to-Source ON Resistance	$R_{DS(ON)}$	–	0.4	0.6	$\Omega$
OUT0 to OUT5: $T_J = 25^\circ\text{C}$ , $V_{PWR} = 13.0\text{ V}$ , $I_O = 1.0\text{ A}$					
Output Self-Limiting Current	$I_{O(LIM)}$	3.0	–	6.0	A
$V_{PWR} = 13.0\text{ V}$ , $V_{DD} = 4.5\text{ V}$ , $V_{IN} = 5.0\text{ V}$					
Open Load OFF Detection (Outputs Programmed OFF)	$V_{OFF(TH)}$	2.5	–	3.5	V
Output OFF (Open Load Detect) Drain Current (Output Terminals Programmed OFF) (Note 19)	$I_{O(OFF)}$				$\mu\text{A}$
OUT0 to OUT5		20	–	120	
OUT6 and OUT7		20	–	80	
Output ON (Open Load Detect) Drain Current (Output Terminals Programmed ON) (Note 20)	–	20	–	200	mA
Output Clamp Voltage	$V_{OK}$	48	52	64	V
OUT0 to OUT5: $I_O = 20\text{ mA}$ , $t_{CLAMP} = 100\ \mu\text{s}$					
Output Leakage Current	$I_{OLK}$	–	1.0	10	$\mu\text{A}$
$V_{DD} = V_{PWR} = 0.5\text{ V}$ , $V_{OUT} = 24\text{ V}$					
Drain-to-Source Diode Forward Voltage	$V_{SD}$	–	–	1.4	V
$I_{SD} = 1.0\text{ mA @ } 25^\circ\text{C}$		–	–	0.9	
$I_{SD} = 1.0\text{ mA @ } 125^\circ\text{C}$					

#### Notes

- Outputs of device functionally turn-on ( $R_{DS(ON)} = 0.95\ \Omega @ 125^\circ\text{C}$ ). SPI/parallel inputs and power outputs are operational. Fault detection and reporting may not be fully operational within this range.
- Value reflects all outputs ON and equally conducting 1.0 A each.  $V_{PWR} = 5.5\text{ V}$ ,  $\overline{CS} = 5.0\text{ V}$ .
- An overvoltage condition will cause any enabled outputs to latch OFF (disabled).
- This parameter is guaranteed by design; however, it is not production tested.
- For  $V_{DD}$  less than the Power-ON Reset voltage, all outputs are disabled and the serial fault register is reset to all 0s.
- Drain current per output with  $V_{PWR} = 24\text{ V}$  and  $V_{LOAD} = 9.0\text{ V}$ .
- Drain current per output with  $V_{PWR} = 13\text{ V}$ ,  $V_{LOAD} = 9.0\text{ V}$ .

**STATIC ELECTRICAL CHARACTERISTICS (continued)**

Characteristics noted under conditions  $4.75\text{ V} \leq V_{DD} \leq 5.25\text{ V}$ ,  $9.0\text{ V} \leq V_{PWR} \leq 17\text{ V}$ ,  $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$  unless otherwise noted.

Characteristic	Symbol	Min	Typ	Max	Unit
<b>DIGITAL INTERFACE</b>					
SI Logic High	$SIV_{IH}$	4.0	–	–	V
SI Logic Low	$SIV_{IL}$	–	–	2.0	V
$\overline{CS}$ and SCLK Logic High	$\overline{CS}V_{IH}$	3.0	–	–	V
$\overline{CS}$ and SCLK Logic Low	$\overline{CS}V_{IL}$	–	–	3.0	V
Input Logic High	$V_{IH}$	3.15	–	–	V
Input Logic Low	$V_{IL}$	–	–	1.35	V
Input Pull-Down Current (Note 21) $V_{IN} = 1.5\text{ V}$	$I_{IN(PD)}$	5.0	–	25	$\mu\text{A}$
Input Pull-Up Current (Note 22) $V_{IN} = 3.5\text{ V}$	$I_{IN(PU)}$	-25	–	-5.0	$\mu\text{A}$
SO and High-State Output Voltage $I_{OH} = -1.0\text{ mA}$	$V_{SOH}$	3.5	–	–	V
SO and Low-State Output Voltage $I_{OL} = 1.0\text{ mA}$	$V_{SOL}$	0	–	0.4	V
SO and Tri-State Leakage Current $\overline{CS} = 0.7 V_{DD}$ , $V_{SO} = 0.3 V_{DD}$ $\overline{CS} = 0.7 V_{DD}$ , $V_{SO} = 0.7 V_{DD}$	$I_{SOT}$	-10 –	– –	– 10	$\mu\text{A}$
Input Capacitance (Note 23) $0 = V_{IN} = 5.5\text{ V}$	$C_{IN}$	–	–	12	pF
SO and Tri-State Capacitance (Note 24) $0 = V_{IN} = 5.5\text{ V}$	$C_{SOT}$	–	–	20	pF

**Notes**

21. Inputs SI, IN0 & IN1, IN2 & IN3, IN4 & IN5, and IN0 to IN7 incorporate active internal pull-down current sinks for noise immunity enhancement.
22. The  $\overline{MODE}$  and  $\overline{CS}$  inputs incorporate active internal pull-up current sources for noise immunity enhancement.
23. This parameter applies to inputs SI,  $\overline{CS}$ , SCLK,  $\overline{MODE}$ , IN0 & IN1, IN2 & IN3, IN4 & IN5, and IN0 to IN7. It is guaranteed by design; however, it is not production tested.
24. This parameter applies to the OFF state (tri-stated) condition of SO and is guaranteed by design; however, it is not production tested.

## DYNAMIC ELECTRICAL CHARACTERISTICS

Characteristics noted under conditions  $4.75\text{ V} \leq V_{DD} \leq 5.25\text{ V}$ ,  $9.0\text{ V} \leq V_{PWR} \leq 17\text{ V}$ ,  $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$  unless otherwise noted.

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### POWER OUTPUT TIMING

Output Rise Time (Note 25)	$t_R$	1.0	–	10	$\mu\text{s}$
Output Fall Time (Note 25)	$t_F$	1.0	–	10	$\mu\text{s}$
Output Turn-ON Delay Time (Note 26)	$t_{DLY(ON)}$	1.0	–	10	$\mu\text{s}$
Output Turn-OFF Delay Time (Note 27)	$t_{DLY(OFF)}$	1.0	–	10	$\mu\text{s}$
Output Short Fault Sense Time (Note 28) $R_{LOAD} = < 1.0\text{ V}$	$t_{SS}$	25	–	100	$\mu\text{s}$
Output Short Fault Refresh Time (Note 29) $R_{LOAD} = < 1.0\text{ V}$	$t_{REF}$	3.0	4.5	6.0	ms
Output OFF Open Load Sense Time (Note 30)	$t_{OS(OFF)}$	25	60	100	$\mu\text{s}$
Output ON Open Load Sense Time (Note 31)	$t_{OS(ON)}$	3.0	–	12	ms
Output Short Fault ON Duty Cycle (Note 32)	$SC_{DC}$	0.42	–	3.22	%

### DIGITAL INTERFACE TIMING

SCLK Clock High Time (SCLK = 3.2 MHz) (Note 33)	$t_{SCLKH}$	–	–	141	ns
SCLK Clock Low Time (SCLK = 3.2 MHz) (Note 33)	$t_{SCLKL}$	–	–	141	ns
Falling Edge (0.8 V) of $\overline{CS}$ to Rising Edge (2.0 V) of SCLK Required Setup Time (Note 33)	$t_{LEAD}$	–	–	140	ns
Falling Edge (0.8 V) of SCLK to Rising Edge (2.0 V) of $\overline{CS}$ Required Setup Time (Note 33)	$t_{LAG}$	–	–	50	ns
SI, $\overline{CS}$ , SCLK Incoming Signal Rise Time (Note 33)	$t_{RSI}$	–	–	50	ns
SI, $\overline{CS}$ , SCLK Incoming Signal Fall Time (Note 33)	$t_{FSI}$	–	–	50	ns

#### Notes

25. Output Rise and Fall time measured at 10% to 90% and 90% to 10% voltage points respectively across  $15\ \Omega$  resistive load to a  $V_{BAT}$  of 15 V,  $V_{PWR} = 15\text{ V}$ .
26. Output Turn-ON Delay Time measured from rising edge (3.0 V)  $V_{IN}$  ( $\overline{CS}$  for serial) to 90%  $V_O$  using a  $15\ \Omega$  load to a  $V_{BAT}$  of 15 V,  $V_{PWR} = 15\text{ V}$ .
27. Output Turn-OFF Delay Time measured from falling edge (1.0 V)  $V_{IN}$  (3.0 V rising edge of  $\overline{CS}$  for serial) to 10%  $V_O$  using a  $15\ \Omega$  load to a  $V_{BAT}$  of 15 V,  $V_{PWR} = 15\text{ V}$ .
28. The shorted output is turned ON during  $t_{SS}$  to retry and check if the short has cleared. The shorted output is in current limit during  $t_{SS}$ . The  $t_{SS}$  is measured from the start of current limit to the end of current limit.
29. The Short Fault Refresh Time is the waiting period between  $t_{SS}$  retry signals. The shorted output is disabled during this refresh time. The  $t_{REF}$  is measured from the end of current limit to the start of current limit.
30. The  $t_{OS(OFF)}$  is measured from the time the faulted output is turned OFF until the fault bit is available to be loaded into the internal fault register. To guarantee a fault is reported on SO, the falling edge of  $\overline{CS}$  must occur at least 100  $\mu\text{s}$  after the faulted output is off.
31. The  $t_{OS(ON)}$  is measured from the time the faulted output is turned ON until the fault bit is available to be loaded into the internal fault register. To guarantee a fault is reported on SO, the falling edge of  $\overline{CS}$  must occur at least 12 ms after the faulted output is ON.
32. Percent Output Short Fault ON Duty Cycle is defined as  $(t_{SS}) \div (t_{REF}) \times 100$ . This specification item is provided FYI and is not tested.
33. Parameter is not tested and values suggested are for system design consideration only in preventing the occurrence of double pulsing.

**DYNAMIC ELECTRICAL CHARACTERISTICS (continued)**



Characteristics noted under conditions  $4.75\text{ V} \leq V_{DD} \leq 5.25\text{ V}$ ,  $9.0\text{ V} \leq V_{PWR} \leq 17\text{ V}$ ,  $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$  unless otherwise noted.

Characteristic	Symbol	Min	Typ	Max	Unit
SI Setup to Rising Edge (2.0 V) of SCLK (at 3.2 MHz) Required Setup Time (Note 34)	$t_{SISU}$	–	–	45	ns
SO Setup to SCLK Rising (2.0 V)/Falling (0.8 V) Edge Required Setup Time (Note 34)	$t_{SOSU}$	90	–	–	ns
SI Hold After Rising Edge (2.0 V) of SCLK (at 3.2 MHz) Required Hold Time (Note 34)	$t_{SIHOLD}$	–	–	45	ns
SO Hold After SCLK Rising (2.0 V)/Falling (0.8 V) Edge Required Hold Time (Note 34)	$t_{SOHOLD}$	90	–	–	ns
SO Rise Time $C_L = 200\text{ pF}$	$t_{RSO}$	–	–	50	ns
SO Fall Time $C_L = 200\text{ pF}$	$t_{FSO}$	–	–	50	ns
Falling Edge of $\overline{CS}$ (0.8 V) to SO Low-Impedance (Note 35)	$t_{SOEN}$	–	–	110	ns
Rising Edge of $\overline{CS}$ (2.0 V) to SO High-Impedance (Note 36)	$t_{SODIS}$	–	–	110	ns
Falling Edge of SCLK (0.8 V) to SO Data Valid $C_L = 200\text{ pF}$ at 3.2 MHz (Note 37)	$t_{SOVALID}$	–	65	80	ns
$\overline{CS}$ Rising Edge to Next Falling Edge (Note 34)	Xfer DELAY	–	–	1.0	$\mu\text{s}$

## Notes



34. Parameter is not tested and values suggested are for system design consideration only in preventing the occurrence of double pulsing.
35. Enable time required for SO. Pull-up resistor = 10 k $\Omega$ .
36. Disable time required for SO. Pull-up resistor = 10 k $\Omega$ .
37. Time required to obtain valid data out of SO following the falling edge of SCLK.

## Timing Diagrams





Gate X = Command Signal at the Gate of Driver X  
 Fault Bit X = Internal Fault Register Bit State  
 $t_{REF\ X}$  = First Refresh Time may be less than  $t_{REF}$   
 $I_{LOAD} = 1.0\ A$

**Figure 2. Short Occurring While On, Ending During Refresh ( $I_{LOAD} = 1.0\ A$ )**





Gate X = Command Signal at the Gate of Driver X  
 Fault Bit X = Internal Fault Register Bit State  
 $t_{REF\ X}$  = First Refresh Time may be less than  $t_{REF}$   
 $I_{LOAD} = 1.0\ A$

**Figure 3. Short Occurring While On, Ending During Retry ( $I_{LOAD} = 1.0\ A$ )**



Gate X = Command Signal at the Gate of Driver X  
 Fault Bit X = Internal Fault Register Bit State  
 $t_{REF X}$  = First Refresh Time may be less than  $t_{REF}$   
 $I_{LOAD} = 20 \text{ mA}$

**Figure 4. Short Occurring While On, Ending During Refresh ( $I_{LOAD} = 20 \text{ mA}$ )**



Gate X = Command Signal at the Gate of Driver X  
 Fault Bit X = Internal Fault Register Bit State  
 $t_{REF X}$  = First Refresh Time may be less than  $t_{REF}$   
 $I_{LOAD} = 20 \text{ mA}$

**Figure 5. Short Occurring While On, Ending During Retry ( $I_{LOAD} = 20 \text{ mA}$ )**

## Electrical Performance Curves




Figure 6. Output  $R_{DS(ON)}$  Versus Temperature




Figure 7. Output Clamp Voltage Versus Temperature

**Table 1. Logic Table**

Mode of Operation	Command Sent	Status Transmitted SO	Status Transmitted Next SO	Default Terminal	HPW01	HPW45	Input Terminals 5 4 3 2 1 0	Gates 5 4 3 2 1 0	Outputs 5 4 3 2 1 0
Normal Operation	00111111	00000000	00111111	L	X	X	XXXXXX	HHHHHH	LLLLLL
	001X1010	00000000	001Y1010	L	X	X	XHXLXL	HHHLHL	LLLHLH
	000101X1	00000000	000101Y1	L	X	X	LXLXHX	LHLHHH	HLHLLL
	00XX000	00000000	00YYY000	L	X	X	HHHLLL	HHHLLL	LLLHHH
Default Mode	00XXXXXX	11111111	11111111	H	H	H	XXHLXX	HHHLHH	LLLHLL
	00XXXXXX	11111111	11111111	H	H	L	XXLHXX	HHLHLL	LLHLHH
	00XXXXXX	11111111	11111111	H	L	H	XXHLXX	LLHLHH	HHLHLL
	00XXXXXX	11111111	11111111	H	L	L	XXLHXX	LLLHLL	HHHLHH
Overvoltage Shutdown	00XXXXXX	00XXXXXX	00XXXXXX	X	X	X	XXXXXX	LLLLLL	HHHHHH
Short-to-Battery/ Short Circuit Output 0	00XXXXX0	00000000	00YYYYY0	L	X	X	XXXXXL	YYYYYL	YYYYYH
	00XXXXX1	00000001	00YYYYY0	L	X	X	XXXXXX	YYYYYH	YYYYYH
Open Load/ Short-to-Ground Output 0	00XXXXX0	00000001	00YYYYY1	L	X	X	XXXXXL	YYYYYL	YYYYYL
	00XXXXX1	00000000	00YYYYY1	L	X	X	XXXXXX	YYYYYH	YYYYYL

**Legend**

0011XXYY = Serial (SPI) commands and status bytes (8-bit operation mode) MSB to LSB.

0 = Off command, SO OK status.

1 = On command, SO FAULT status.

X = Don't care.

Y = Defined by state of X.

H = High-voltage level: Active state for inputs/gates, inactive state for outputs.

L = Low-voltage level: Inactive state for inputs/gates, active state for outputs.



# SYSTEM/APPLICATION INFORMATION

## INTRODUCTION

The 33882 incorporates six 1.0 A low-side switches using both Serial Peripheral Interface (SPI) I/O as well as optional parallel input control to each output. There are also two low-power (30 mA) low-side switches with SPI diagnostic feedback, but parallel-only input control. The 33882 incorporates

SMARTMOS technology with CMOS logic, bipolar/MOS analog circuitry, and DMOS power MOSFETs. Designed to interface directly with a microcontroller, it controls inductive or incandescent loads. Each output is configured as an open drain transistor with dynamic clamping.

## FUNCTIONAL TERMINAL DESCRIPTION

### $V_{PWR}$ Terminal

The  $V_{PWR}$  terminal is connected to battery voltage. This supply is provided for overvoltage shutdown protection and for added gate drive capabilities. A decoupling capacitor is required from  $V_{PWR}$  to ground.

### IN0 & IN1, IN2 & IN3, and IN4 & IN5 Terminals

These input terminals control two output channels each when the  $\overline{MODE}$  terminal is pulled high: IN0 & IN1 controls OUT0 and OUT1, IN2 & IN3 controls OUT2 and OUT3, while IN4 & IN5 controls OUT4 and OUT5. These terminals may be connected to PWM outputs of the control IC and pulled high or pulled low to control output channel states while the  $\overline{MODE}$  terminal is high. The states of these terminals are ignored during normal operation ( $\overline{MODE}$  terminal low) and override the normal inputs (serial or parallel) when the  $\overline{MODE}$  terminal is high. These terminals have internal active 25  $\mu$ A pull-downs.

### $\overline{MODE}$ Terminal

The  $\overline{MODE}$  terminal is connected to the  $\overline{MODE}$  terminal of the control IC. This terminal has an internal active 25  $\mu$ A pull-up. When pulled high, the  $\overline{MODE}$  terminal does the following:

- Disables all serial control of the outputs while still reading any serial input commands.
- Disables parallel inputs IN0, IN1, IN2, IN3, IN4, and IN5 control of the outputs.
- Selects IN0 & IN1, IN2 & IN3, and IN4 & IN5 input terminals for control of OUT0 and OUT1, OUT2 and OUT3, OUT4 and OUT5, respectively.
- Turns off OUT6 and OUT7.
- Tri-states the SO terminal.

### IN0 to IN7 Terminals

These are parallel input terminals connected to output terminals of the control IC. Each parallel input is logic high with the corresponding SPI control bit to control each output channel. These terminals have internal 25  $\mu$ A active pull-downs.

### OUT0 to OUT7 Terminals

Each terminal is one channel's low-side switch output. OUT0 to OUT5 are actively clamped to handle inductive loads.

### SI Terminal

The Serial Input terminal is connected to the SPI Serial Data Output terminal of the control IC from where it receives output command data. This input has an internal active 25  $\mu$ A pull-down and requires CMOS logic levels. The serial data transmitted on this line is an 8- or 16-bit control command sent MSB first, controlling the six output channels. Bits A5 through A0 control channels 5 through 0, respectively. Bits A6 and A7 enable ON open load fault detection on channels 5 through 0. The control IC will ensure that data is available on the rising edge of SCLK. Each channel has its serial control bit high with its parallel input to determine its state.

### SCLK Terminal

The SCLK terminal of the control IC is a bit (shift) clock for the SPI port. It transitions one time per bit transferred when in operation. It is idle between command transfers. It is 50% duty cycle and has CMOS levels. This signal is used to shift data to and from the device. For proper fault reporting operation, the SCLK input must be low when  $\overline{CS}$  transitions from high to low.

### $\overline{CS}$ Terminal

The  $\overline{CS}$  terminal is connected to a chip select output of the control IC. The control IC controls which device is addressed by pulling the  $\overline{CS}$  terminal of the desired device low, enabling the SPI communication with the device, while other devices on the serial link keep their serial outputs tri-stated. This input has an internal active 25  $\mu$ A pull-up and requires CMOS logic levels.

### SO Terminal

The Serial Output terminal is connected to the SPI Serial Data Input terminal of the control IC or to the SI terminal of the next device in a daisy chain. This output will remain tri-stated unless the device is selected by a low  $\overline{CS}$  terminal or the  $\overline{MODE}$  terminal goes low. The output signal generated will have CMOS logic levels and the output data will transition on the falling edges of SCLK. The serial output data provides fault information for each output and is returned MSB first when the device is addressed. Fault bit assignments for return data are as follows: MSB-0 through MSB-7 are output fault bits for OUT7 to OUT0, respectively. In 8-bit SPI mode, under normal conditions, the SO terminal (not daisy chained) returns all 0s, representing no faults. If a fault is present, a 1 is returned for the appropriate bit. In 16-bit SPI mode, sending a double command byte will provide a command verification byte following the fault

status byte returned from the SO terminal (non-daisy chained). With the  $\overline{\text{MODE}}$  terminal high, the serial output terminal tri-states. If nothing is connected to the SO terminal except an external 10 k $\Omega$  pull-up resistor, data is read as all 1s by the control IC.

## V<sub>DD</sub> Terminal

This terminal is connected to the 5.0 V power supply of the system. A decoupling capacitor is required from V<sub>DD</sub> to ground.

## PERFORMANCE FEATURES

### Normal Operation

OUT0 to OUT7 are independent during normal operation. OUT0 to OUT5 may be driven serially or by their parallel input terminals. OUT6 and OUT7 can only be controlled by their parallel input terminals. Device operation is considered normal only if the following conditions apply:

- V<sub>PWR</sub> of 5.5 V to 24 V and V<sub>DD</sub> voltage of 4.75 V to 5.25 V.
- Junction temperatures less than 150°C.
- For each output, drain voltage exceeds the Open Load OFF Detection Voltage, specified in the specification table, while the output is OFF. For open load detection, an open condition existing for less than the Open Load Detection time, specified in the specification table, is not considered a fault nor is it reported to the fault status register.
- The  $\overline{\text{MODE}}$  terminal is held at the logic low level, keeping the serial channel/parallel input terminals in control of the eight outputs.

### Serial/Parallel Input Control

Input control is accomplished by the serial control byte sent via the SPI port from the control IC or by the parallel control terminals for each channel. For channels 0 to 5 with serial and parallel control the output state is determined by the OR of the serial bit and the parallel input terminal state. Serial communication is initiated by a low state on the  $\overline{\text{CS}}$  terminal and timed by the SCLK signal. After  $\overline{\text{CS}}$  switches low, the IC initiates eight or 16 clock pulses with the control bits being available on the SI terminal at the rising edge of SCLK.

The bits are transferred in descending bit-significant order. Any fault or  $\overline{\text{MODE}}$  indications on bits returned are logic [1]s. The last six bits are the command signals to the six outputs. Upon completion of the serial communication the  $\overline{\text{CS}}$  terminal will switch high. This terminates the communication with the slave device and loads the control bits just received to the output channels. Upon device power-up, the serial register is cleared.

In the application for non-daisy chain configurations, the number of SPI devices available to be driven by the SO terminal is limited to eight devices.

### Serial Status Output

Serial output information sent on the SPI port is a check on the fault status of each output channel as well as a check for  $\overline{\text{MODE}}$  initiation. Serial command verification is also possible.

### SO Terminal Operation

The SO terminal provides SPI status, allowing daisy chaining. The status bits returned to the IC are the fault register bits with logic [1]s indicating a fault on the designated output or  $\overline{\text{MODE}}$  if all bits return logic [1] (with a 10 k $\Omega$  pull-up resistor on the SO terminal). A command verification is possible if the SPI mode is switched to 16 bits. The first byte (8 bits) returned would be the fault status, while the second byte returned would be the first byte sent feeding through the 33882 IC.

The second command byte sent would be latched into the 33882 IC. The  $\overline{\text{CS}}$  terminal switching low indicates the device is selected for serial communication with the IC. Once  $\overline{\text{CS}}$  switches low, the fault status register cannot receive new fault information and serial communication begins. As the control bits are clocked from the IC MSB first, they are received on rising SCLK edges at the SI terminal.

The fault status bits transition on the SO terminal on falling SCLK edges and are sampled on rising SCLK edges at the input terminal of the IC SPI device. When the command bit transmissions for serial communication are complete, the  $\overline{\text{CS}}$  terminal is switched high. This terminates communication with the device. The SO terminal tri-states, the fault status register is opened to accept new fault information, and the transmitted command data is loaded to the outputs. At the same time, the IC can read the status byte it received.

### Daisy Chain Operation (Only Possible with SO Terminal)

Daisy chain configurations can be used with the SO terminal to save  $\overline{\text{CS}}$  outputs on the IC. Clocking and terminal operations are as defined in the [SO Terminal Operation](#) paragraph. For daisy chaining two 8-bit devices, a 16-bit SPI command is sent, the first command byte for the second daisy chain device and the second command byte for the first daisy chain device. A command verification is possible if the SPI mode is switched to 32 bits. The first word sent is command verification data fed through the two 33882 ICs. Data returned in the 32 bits is the two fault status bytes, followed by the first word sent. Bits sent out are sampled on rising SCLK edges at the input terminal of the next IC in the daisy chain.

**Note** Because SO terminals of the 33882 ICs are tri-stated, any device receiving its SPI data from a previous 33882 IC SO terminal in a daisy chain will not receive data if the  $\overline{\text{MODE}}$  terminal is low. This prohibits setting SPI-controlled channels ON with a SPI command while the  $\overline{\text{MODE}}$  terminal is low. Therefore, all channels remain OFF when the  $\overline{\text{MODE}}$  terminal changes from low to high at vehicle power-up.

## MODE Operation

During normal operation output channels are controlled by either the Serial Input control bits or the parallel input terminals. If the  $\overline{\text{MODE}}$  terminal is pulled high:

- Serial input control is disabled.
- Parallel input terminals IN0 to IN5 are ignored.
- The SO terminal is tri-stated.

OUT0 and OUT1, OUT2 and OUT3, and OUT4 and OUT5 are controlled by the IN0 & IN1, IN2 & IN3, and IN4 & IN5 terminals, respectively. When a 10 k $\Omega$  pull-up resistor is used, a logic high on the  $\overline{\text{MODE}}$  terminal or an open serial output terminal is flagged by the SPI when all bits are returned as logic [1]s.

Although a logic high on the  $\overline{\text{MODE}}$  terminal disables serial control of outputs, data can still be clocked into the serial input register. This allows programming of a desired state for the outputs taking effect only when the  $\overline{\text{MODE}}$  terminal returns to a logic low. For applications using the SO terminal, daisy chaining is permitted, but if the  $\overline{\text{MODE}}$  terminal is high, writing to other than the first IC in a daisy chain is not possible because the serial outputs are tri-stated.

## Output Drivers

The high-power OUT0 to OUT5 outputs are active clamped, low-side switches driving 1.0 A typical or less loads. The low-power OUT6 and OUT7 outputs are unclamped low-side switches driving 30 mA typical or less loads. All outputs are individually protected from short circuit or short-to-battery conditions and transient voltages. The outputs are also protected by short circuit device shutdown. Each output individually detects and reports open load/short-to-ground and short circuit/short-to-battery faults.

## Fault Sense/Protection Circuitry

Each output channel individually detects shorted loads/short-to-battery while the output is ON and open load/short-to-ground while the output is OFF. OUT0 to OUT5 may also be programmed via SPI bits 6 and 7 to detect open loads and shorts-to-ground while the output is ON. Whenever a short or open fault condition is present on a particular output channel, its fault bit in the internal fault register indicates the fault with a logic [1].

When a fault ends, its fault bit remains set until the SPI register is read, then it returns to a logic [0], indicating a normal condition. When the  $\overline{\text{CS}}$  terminal is pulled low for serial communication, the fault bits in the internal fault register latch, preventing erroneous status transmissions and the forthcoming communication reports this latched fault status. The SO terminal serial output data for 8-bit SPI mode are the fault status register bits.

For 16-bit SPI mode and SO terminal (non-daisy chained) use, a transmitted double command provides the fault byte

followed by the first byte of the double command, becoming a command verification. The status is sent back to the IC for fault monitoring. Diagnostic interpretation of the following fault types can be accomplished using the procedure described in the paragraph entitled [Extensive Fault Diagnostics](#), page 20:

- Communication error
- Open load/short-to-ground
- Short-to-battery or short circuit

When serial communication is ended, the  $\overline{\text{CS}}$  terminal returns high, opening the fault status register to new fault information and tri-stating the SO terminal.

Two fault conditions initiate protective action by the device:

- A short circuit or short-to-battery on a particular output will cause that output to go into a low duty cycle operation until the fault condition is removed or the input to that channel turns OFF.
- A short circuit condition causes all channels to shut down, ignoring serial and parallel inputs to the device.

To be detected and reported as a fault, a fault condition must last a specified time (fault sense time or fault mask time). This prevents any normal switching transients from causing inadvertent fault status indications.

Fault status information should be ignored for  $V_{\text{BAT}}$  levels outside the 9.0 V to 17 V range. The fault reporting may appear to function properly but may not be 100 percent reliable.

## Short Circuit/Short-to-Battery Sensing and Protection

When an output is turned ON, if the drain current limit is reached, the current remains at the limit until the short circuit sense time,  $t_{\text{SS}}$ , has elapsed. At this time, the affected output will shut down and its fault status bit switches to a logic [1]. The output goes into a low duty cycle operation as long as the short circuit condition exists and the input to that channel is ON.

This duty cycle is defined by the sense and refresh times. If a short occurs after the output is ON, the fault sense time indicates the fault and enters the low duty cycle mode at much less than  $t_{\text{SS}}$ . The duty cycle is low enough to keep the driver from exceeding its thermal capabilities. When the short is removed, the driver resumes normal operation at the next retry, but the fault status bit does not return to a normal logic [0] state until it is read from the SPI. When the  $\overline{\text{CS}}$  terminal of this device is pulled low, the fault status bits are latched, after which any new fault information is not a part of this serial communication event.

The low duty cycle operation for a short circuit condition is required to protect the output. It is possible to override this duty cycle if the input signal (parallel or SPI) turns the channel ON and OFF faster than 10 kHz. For this reason control signals should not exceed this frequency.

## Open Load/Short-to-Ground While Off Sensing

If the drain voltage falls below the Open Load OFF Detection Voltage at turn OFF for a period of time exceeding the Open Load Sense Time, the fault status bit for this output switches to a logic [1].

If a drain voltage falls below the Open Load OFF Detection Voltage threshold when the output has been OFF, a fault is indicated with a delay much less than the Open Load Sense Time. When the fault is removed, normal operation resumes and the fault status bit will return to a normal logic [0] state. When the  $\overline{\text{CS}}$  terminal of this device is pulled low, the fault status bits are latched, after which any new fault information is not part of this serial communication event.

## Overvoltage Sensing and Protection

When  $V_{\text{PWR}}$  exceeds the Overvoltage Shutdown Threshold, all channels are shut down. Serial input data and parallel inputs are ignored. The device resumes normal operation when the  $V_{\text{PWR}}$  voltage drops below the Overvoltage Shutdown Hysteresis voltage. During overvoltage shutdown, some faults may appear to report accurately; however, fault sensing operation is only guaranteed for battery voltage levels from 9.0 V to 17 V.

## Fault Status Monitoring Requirements for Serially Controlled Outputs, SO Terminal

Fault monitoring over the serial channel by the IC requires a minimal amount of overhead for normal operation. Each status byte received consists of all logic [0]s when faults are not present. If any logic [1]s are returned, a communication error occurred, an output fault occurred, or the  $\overline{\text{MODE}}$  terminal has been set low. Upon receiving any logic [1] bits, the IC must resend the last command, verifying the returned logic [1]s, or correct any communication error.

A 16-bit SPI transmission with a double command byte to this 8-bit device allows verification of the command (second byte returned) in addition to the fault byte (first byte returned). The command (second) byte returned should mirror the bits sent unless a communication error occurred, in which case the command resend should accomplish the correction.

If the returned logic [1] validates, it may indicate a  $\overline{\text{MODE}}$  terminal high or a confirmed output fault. If it was a confirmed output fault, extensive diagnostics could be performed, determining the fault type, especially if vehicle service is being performed. If all bits return high and verify such, the IC must verify sending a logic low to the  $\overline{\text{MODE}}$  terminal. It should then resend the command, verifying the  $\overline{\text{MODE}}$  terminal is at a logic low level, allowing resumption of a normal operation. If all logic [1]s are again returned, there is an open SO line, an open  $\overline{\text{MODE}}$  line, or the SPI is not functioning.

If the fault does not verify on the command resend, normal operation is resumed. The error could be a communication mistake, a momentary output fault, or a fault condition no longer sensed due to switching the state of the output. For the first two cases, normal operation is resumed and the software continues its normal functions. However, in the third case, additional commands are required for extensive diagnosis of the fault type if this information is mandatory.

## Extensive Fault Diagnostics

More extensive diagnosis may be required under the following conditions:

- When the fault type of a confirmed fault is desired, the following scenarios are possible:
  - If MSB-2 to MSB-7 indicates a fault, it is an open load/short-to-ground fault if the output is OFF when the fault is reported because only open load/short-to-ground sensing remains operable while an output is OFF.
  - If the output is ON when the fault is reported, the fault is a short circuit/short-to-battery if ON open load detection is not enabled via SPI. If ON open load detection is enabled, it must be disabled and the fault status reread. If the fault remains, it is a short circuit/short-to-battery or it is an open load/short-to-ground.
  - If MSB-0 to MSB-2 indicates a fault, it is an open load/short-to-ground fault if the output is OFF when the fault is reported because only open load/short-to-ground sensing remains operable while an output is OFF.
  - If the output is ON when the fault is reported, the fault is a short circuit/short-to-battery.
- When a fault did not confirm on resend, the fault could either be an short circuit/short-to-battery fault, not sensed when turned OFF; an open load/short-to-ground fault, not sensed when turned ON; or a corrected communication error.

To determine if it is an output fault condition, the faulted output must be turned back to its previous state with a new command. This command should be sent twice to read the status after the output is latched in this state, thus confirming the fault and reporting it again.

Parallel control of outputs is a mode of control, potentially requiring extensive diagnostics if a fault is reported. This is because parallel control signals are completely asynchronous to the serial commands. Status reports for parallel controlled outputs could require additional information exchange in software to:

- Avoid status reads when outputs are transitioned, thereby avoiding fault masking times.
- Obtain the state of a faulted output for determining fault type (if required).

### System Actuator Electrical Characteristics (at Room Temperature)






All drains should have a 0.01  $\mu\text{F}$  filter capacitor connected to ground. Any unused output terminal should not be energized. A 20  $\Omega$  resistor to the battery is required to prevent false open load reporting. There must also be a maximum of 100  $\Omega$  of resistance from  $V_{\text{PWR}}$  to ground, keeping battery-powered loads OFF when the IC is powered down. However, all loads should be powered by  $V_{\text{PWR}}$  to protect the device from full transient voltages on the battery voltage.

### Power-Up

The device is insensitive to power sequencing for  $V_{\text{PWR}}$  and  $V_{\text{DD}}$ , as well as intolerant to latch-up on all I/O terminals. Upon power-up, an internal power-ON reset clears the serial registers, allowing all outputs to power up in the off-state when parallel control terminals are also low. Although the serial register is cleared by this power-ON reset, software must still initialize the outputs with an SPI command prior to changing the  $\overline{\text{MODE}}$  terminal from a high to a low state. This assures known output states when  $\overline{\text{MODE}}$  is low.

# PACKAGE DIMENSIONS




**DH SUFFIX**  
 30-TERMINAL HSOP  
 PLASTIC PACKAGE  
 CASE 979A-09  
 ISSUE H








**NOTES:**

1. CONTROLLING DIMENSION: MILLIMETER.
2. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
3. DATUM PLANE -H- IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE.
4. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.150 PER SIDE. DIMENSIONS D AND E1 DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE -H-.
5. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 TOTAL IN EXCESS OF THE b DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. DATUMS -A- AND -B- TO BE DETERMINED AT DATUM PLANE -H-.
7. DIMENSION D DOES NOT INCLUDE TIEBAR PROTRUSIONS. ALLOWABLE TIEBAR PROTRUSIONS ARE 0.150 PER SIDE.

**FC SUFFIX**  
**32-TERMINAL QFN**  
**PLASTIC PACKAGE**  
**CASE 1306-01**  
**ISSUE D**



- NOTES:
1. ALL DIMENSIONS ARE IN MILLIMETERS.
  2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  3. THE COMPLETE JEDEC DESIGNATOR FOR THIS PACKAGE IS: HF-PQFP-N.
  4. CORNER CHAMFER MAY NOT BE PRESENT. DIMENSIONS OF OPTIONAL FEATURES ARE FOR REFERENCE ONLY.
  5. COPLANARITY APPLIES TO LEADS, CORNER LEADS AND DIE ATTACH PAD.
  6. FOR ANVIL SINGULATED QFN PACKAGES, MAXIMUM DRAFT ANGLE IS 12°.



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

MOTOROLA and the Stylized M Logo are registered in the US Patent and Trademark Office. All other product or service names are the property of their respective owners.

© Motorola, Inc. 2003

**HOW TO REACH US:**

**USA/EUROPE/LOCATIONS NOT LISTED:** Motorola Literature Distribution: P.O. Box 5405, Denver, Colorado 80217.

1-303-675-2140 or 1-800-441-2447

**JAPAN:** Motorola Japan Ltd.; SPS, Technical Information Center, 3-20-1 Minami-Azabu. Minato-ku, Tokyo 106-8573 Japan.

81-3-3440-3569

**ASIA/PACIFIC:** Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2 Dai King Street, Tai Po Industrial Estate, Tao Po, N.T.,

Hong Kong. 852-26668334

**TECHNICAL INFORMATION CENTER:** 1-800-521-6274



**MOTOROLA**

MC33882/D