

**QUAD GENERAL-PURPOSE INTERFACE
 BUS (GPIB) TRANSCEIVER**

The MC3446A is a quad bus transceiver intended for usage in instruments and programmable calculators equipped for interconnection into complete measurement systems. This transceiver allows the bidirectional flow of digital data and commands between the various instruments. The transceiver provides four open-collector drivers and four receivers featuring hysteresis.

- Tailored to Meet the IEEE Standard 488-1978 (Digital Interface for Programmable Instrumentation) and the Proposed IEC
- Provides Electrical Compatibility with General-Purpose Interface Bus (GPIB)
- MOS Compatible with High Impedance Inputs
- Driver Output Guaranteed Off During Power Up/Power Down
- Low Power — Average Power Supply Current = 12 mA
- Terminations Provided: Terminations Removed When Device is Unpowered

MC3446A


**QUAD INTERFACE
 BUS TRANSCEIVER**
 SILICON MONOLITHIC
 INTEGRATED CIRCUIT




P SUFFIX
 PLASTIC PACKAGE
 CASE 648

7


TYPICAL MEASUREMENT SYSTEM APPLICATION



PIN CONNECTIONS



— T — = Bus Termination



MC3446A

MAXIMUM RATINGS (T_A = 25°C unless otherwise noted.)

Rating	Symbol	Value	Unit
Power Supply Voltage	V _{CC}	7.0	Vdc
Input Voltage	V _I	5.5	Vdc
Driver Output Current	I _{O(D)}	150	mA
Junction Temperature	T _J	150	°C
Operating Ambient Temperature Range	T _A	0 to +70	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C

ELECTRICAL CHARACTERISTICS

(Unless otherwise noted, 4.5 V ≤ V_{CC} ≤ 5.5 V and 0 ≤ T_A ≤ 70°C, typical values are at T_A = 25°C, V_{CC} = 5.0 V)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

DRIVER PORTION

Input Voltage — High Logic State	V _{IH(D)}	2.0	—	—	V
Input Voltage — Low Logic State	V _{IL(D)}	—	—	0.8	V
Input Current — High Logic State (V _{IH} = 2.4 V)	I _{IH(D)}	—	5.0	40	μA
Input Current — Low Logic State (V _{IL} = 0.4 V, V _{CC} = 5.0 V, T _A = 25°C)	I _{IL(D)}	—	-0.2	-0.25	mA
Input Clamp Voltage (I _{IK} = -12 mA)	V _{IK(D)}	—	—	-1.5	V
Output Voltage — High Logic State (1) (V _{IH(S)} = 2.4 V or V _{IH(D)} = 2.0 V)	V _{OH(D)}	2.5	3.3	3.7	V
Output Voltage — Low Logic State (V _{IL(S)} = 0.8 V, V _{IL(D)} = 0.8 V, I _{OL(D)} = 48 mA)	V _{OL(D)}	—	—	0.5	V
Input Breakdown Current (V _{II(D)} = 5.5 V)	I _{IB(D)}	—	—	1.0	mA

RECEIVER PORTION

Input Hysteresis	—	400	625	—	mV
Input Threshold Voltage — Low to High Output Logic State	V _{I(LH)(R)}	—	1.66	2.0	V
Input Threshold Voltage — High to Low Output Logic State	V _{I(HL)(R)}	0.8	1.03	—	V
Output Voltage — High Logic State (V _{I(HR)} = 2.0 V, I _{OH(R)} = -400 μA)	V _{OH(R)}	2.4	—	—	V
Output Voltage — Low Logic State (V _{IL(R)} = 0.8 V, I _{OL(R)} = 8.0 mA)	V _{OL(R)}	—	—	0.5	V
Output Short-Circuit Current (V _{I(HR)} = 2.0 V) (Only one output may be shorted at a time)	I _{OS(R)}	4.0	—	14	mA

BUS LOAD CHARACTERISTICS

Bus Voltage (V _{IH(E)} = 2.4 V) (I _{BUS} = -12 mA)	V _(BUS)	2.5 —	3.3 —	3.7 -1.5	V
Bus Current (V _{IH(O)} = 2.4 V, V _{BUS} = 5.0 V) (V _{IH(D)} = 2.4 V, V _{BUS} = 0.5 V) (V _{BUS} = 5.5 V) (V _{CC} = 0.0 V ≤ V _{BUS} ≤ 2.75 V)	I _(BUS)	0.7 -1.3 — —	— — — —	— -3.2 2.5 0.04	mA

TOTAL DEVICE POWER CONSUMPTION

Power Supply Current (All Drivers OFF) (All Drivers ON)	I _{CC}	— —	12 32	19 40	mA
---	-----------------	--------	----------	----------	----

SWITCHING CHARACTERISTICS (V_{CC} = 5.0 V, T_A = 25°C)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

DRIVER PORTION

Propagation Delay Time from Driver Input to Low Logic State Bus Output	t _{PHL(D)}	—	—	50	ns
Propagation Delay Time from Driver Input to High Logic State Bus Output	t _{PLH(D)}	—	—	40	ns
Propagation Delay Time from Enable Input to Low Logic State Bus Output	t _{PHL(E)}	—	—	50	ns
Propagation Delay Time from Enable Input to High Logic State Bus Output	t _{PLH(E)}	—	—	50	ns

RECEIVER PORTION

Propagation Delay Time from Bus Input to High Logic State Receiver Output	t _{PLH(R)}	—	—	50	ns
Propagation Delay Time from Bus Input to Low Logic State Receiver Output	t _{PHL(R)}	—	—	40	ns

FIGURE 1 – TEST CIRCUIT AND WAVEFORMS FOR PROPAGATION DELAY TIME FROM RECEIVER INPUT (BUS) TO OUTPUT





FIGURE 2 – TEST CIRCUIT AND WAVEFORMS FOR PROPAGATION DELAY TIME FROM DRIVER AND COMMON ENABLE INPUTS TO OUTPUT (BUS)



* Includes Probe and Jig Capacitance

FIGURE 3 – TYPICAL RECEIVER HYSTERESIS CHARACTERISTICS




FIGURE 4 – TYPICAL BUS LOAD LINE

