

MDTL and MTTL are Trademarks of Motorola Inc.

© MOTOROLA INC., 1974

DS 9323

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	8.5	Vdc
Input Voltage	V _I	5.5	Vdc
Power Dissipation (Package Limitation Ceramic Package @ T _A = 25 ⁰ C Derate above T _A = 25 ⁰ C	PD 1/R ₀ JA	1000 6.6	mW mW/ ^o C
Plastic Package @ T _A = 25 ⁰ C Derate above T _A = 25 ⁰ C	Р _D 1/R _{θ JA}	830 6.6	mW mW/ ^o C
Ceramic Package @ $T_C = 25^{\circ}C$ Derate above $T_C = 25^{\circ}C$	Ρ _D 1/R _θ JC	3.0 20	Watts mW/ ^O C
Plastic Package @ $T_C = 25^{\circ}C$	PD	1.8	Watts
Derate above $T_C = 25^{\circ}C$	1/R _{θJC}	14	mW/ ^o C
Operating Ambient Temperature Range	Τ _Α	0 to 70	°C
Junction Temperature Ceramic Package Plastic Package	Тј	175 150	°C
Storage Temperature Range	Τ _{stg}	-65 to +150	°C

MAXIMUM RATINGS ($T_A = 25^{\circ}C$ unless otherwise noted.)

ELECTRICAL CHARACTERISTICS (Unless otherwise noted, 4.75 V \leq V_{CC} \leq 5.25 V and 0 \leq T_A \leq 70^oC)

Characteristic	Symbol	Min	Typ(1)	Max	Unit
Input Voltage – High Logic State	VIH	2.0	-	-	v
Input Voltage – Low Logic State	VIL	_	-	0.8	V
Input Current – High Logic State					
(V _{CC} = 5.25 V, V _{IH} = 2.4 V)	Чнт	-	-	80	μΑ
(V _{CC} = 5.25 V, V _{IH} = 5.5 V)	¹ IH2	—	-	2.0	mA
Input Current – Low Logic State ($V_{CC} = 5.25 \text{ V}, \text{ V}_{1L} = 0.4 \text{ V}$)	կլ	_	-	~3.6	mA
Input Clamp Voltage (I _{IC} = -12 mA)	VIC	_	-	-1.5	V
Output Voltage – High Logic State					v
(V _{CC} = 4.75 V, V _{IL} = 0.8 V, I _{OH} = -640 µA)	VOH1	3.2	-	_	
(V _{CC} = 4.75 V, V _{IL} = 0.8 V, I _{OH} = -2.0 mA)	VOH2	2.4	-	—	
Output Clamp Voltage ($V_{CC} = 5.25 \text{ V}, V_{1L} = 0 \text{ V}, I_{OC} = 5.0 \text{ mA}$)	Voc	_	5.8	6.75	V
Output Voltage - Low Logic State					v
(V _{CC} = 4.75 V, V _{IH} = 2.0 V, I _{OL} = 640 µA)	VOL1	_	-	0.3	
{V _{CC} = 4.75 V, V _{IH} = 2.0 V, I _{OL} = 80 mA)	V _{OL2}	-	-	0.7	
Power Supply Current – Outputs High Logic State (V _{CC} = 5.25 V, V _{IL} = 0 V)	1ссн	_	12	18	mA
Power Supply Current — Outputs Low Logic State (V _{CC} = 5.25 V, V _{IH} = 5.0 V)	ICCL		85	122	mA

SWITCHING CHARACTERISTICS (Unless otherwise noted, $V_{CC} = 5.0 \text{ V}$, $T_A = 25^{\circ}\text{C}$, $C_L = 360 \text{ pF}$)

Sec.		00 //	· •			
V	Characteristic	Symbol	Min	Тур	Max	Unit
Ŵ	Propagation Delay Time – High to Low Logic State	^t PHL	—	21	32	ns
	Propagation Delay Time - Low to High Logic State	tPLH	—	16	26	ns

(1) Typical values measured at $T_A = 25^{\circ}C$, $V_{CC} = 5.0 V$.


Circuit diagrams utilizing Motorola products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and

is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of Motorola Inc. or others.



MOTOROLA Semiconductor Products Inc. -







APPLICATIONS SUGGESTIONS

A majority of the new N-Channel MOS memories have TTL logic compatible inputs that exhibit extremely low input current and capacitance (typically 5 pF to 10 pF). However, in a typical memory system (Figure 6) where some of the inputs such as Address lines have to be common, the total parallel input capacitance can be over 300 pF. Standard TTL logic gates have insufficient current drive capability to rapidly switch a high capacitive load; a high speed buffer, such as the MC3459, is required.

A considerable amount of noise can be generated during switching due to the high speed and high current drive capability of the MC3459. The high capacitive discharge current during the high to low transition, plus current spikes can result in a considerable amount of noise being generated on the ground lead. Current spikes are due to both the upper and lower output drive transistors being on for a short period of time during switching. This causes a very low impedance path between V_{CC} and ground.

In order to minimize the effects of these currents, the following layout rules should be followed:

- 1. The V_{CC} supply pin of each package should be bypassed with a low inductance 0.01 μ F capacitor. The 0.01 μ F capacitor will sustain the high surge currents required during switching.
- 2. There is a large amount of current out of the ground node during switching the noise seen at this node

will be proportional to the ground impedance. The impedance of the ground bus can be reduced by increasing its width. At least a 50 mil ground width is recommended.

Some of the NMOS memories with TTL logic compatible inputs do not actually meet the TTL logic level requirements in the input high state voltage (VIH). There are N-Channel MOS memories with a VIH minimum ranging from 2.4 V to 4.0 V. The MC3459 can directly interface with those N-Channel memories having a VIH minimum of 3.0 V. The higher driver output levels can be accomplished by adding a pull-up resistor to V_{CC} or by increasing the V_{CC} voltage. There are some N-Channel MOS memories, such as the MCM7001, that have a supply requirement of 7.5 V. The high maximum supply voltage rating of the MC3459 can accommodate a 7.5 V V_{CC} supply without affecting its input TTL logic compatibility. Figure 4 gives the typical VOH versus IOH characteristics for both V_{CC} = 5.0 V and V_{CC} = 7.5 V. An expanded output characteristic curve of Figure 4 is illustrated in Figure 5.

The MC3459 can be used in a variety of applications including, high fan-out buffer (drives 50 standard TTL loads) and low impedance transmission line driver.

