



**BINARY TO ONE-OF-EIGHT  
LINE DECODER**


**MC4306  
MC4006**



**LOW-LEVEL INVERTER**



**HIGH-LEVEL GATE**



This device converts three lines of input data to a one-of-eight output. The enable line provides an inhibit capability and also allows the decoder to be expanded for larger decoder systems.

The 3-input/8-output decoder consists of high-level and low-level gates internally connected for minimum power consumption and maximum driving capabilities. The enable gate must be in the low state to perform the decode operation shown in the truth table.

The propagation delays shown in the charts are typical and vary according to loading, interconnection wiring length, and the number of logic levels involved.

TRUTH TABLE

Enable	C	B	A	$\bar{Q}_7$	$\bar{Q}_6$	$\bar{Q}_5$	$\bar{Q}_4$	$\bar{Q}_3$	$\bar{Q}_2$	$\bar{Q}_1$	$\bar{Q}_0$
0	0	0	1	1	1	1	1	1	1	1	0
0	0	1	1	1	1	1	1	1	1	0	1
0	1	0	1	1	1	1	1	1	0	1	1
0	1	1	1	1	1	1	0	1	1	1	1
1	0	0	1	1	1	0	1	1	1	1	1
1	0	1	1	1	0	1	1	1	1	1	1
1	1	0	1	0	1	1	1	1	1	1	1
1	1	1	0	1	1	1	1	1	1	1	1

1 High State  
0 Low State

TYPICAL TURN ON DELAY TIMES (ns)  
 $T_A = 25^\circ\text{C}, C_T = 25 \text{ pF}$

INPUT	$\bar{Q}_0$	$\bar{Q}_1$	$\bar{Q}_2$	$\bar{Q}_3$	$\bar{Q}_4$	$\bar{Q}_5$	$\bar{Q}_6$	$\bar{Q}_7$
A	11.5	16.0	11.5	16.0	11.5	16.0	11.5	16.0
B	11.5	11.5	16.0	16.0	11.5	11.5	16.0	16.0
C	11.5	11.5	11.5	11.5	16.0	16.0	16.0	16.0
Enable	13.5	13.5	13.5	13.5	13.5	13.5	13.5	13.5

TYPICAL TURN-OFF DELAY TIMES (ns)  
 $T_A = 25^\circ\text{C}, C_T = 25 \text{ pF}$

INPUT	$\bar{Q}_0$	$\bar{Q}_1$	$\bar{Q}_2$	$\bar{Q}_3$	$\bar{Q}_4$	$\bar{Q}_5$	$\bar{Q}_6$	$\bar{Q}_7$
A	14.0	19.5	14.0	19.5	14.0	19.5	14.0	19.5
B	14.0	14.0	19.5	19.5	14.0	14.0	19.5	19.5
C	14.0	14.0	14.0	14.0	19.5	19.5	19.5	19.5
Enable	14.5	14.5	14.5	14.5	14.5	14.5	14.5	14.5