
COUNTER-LATCH DECODER

MC4350 MC4050

This monolithic integrated circuit combines the functions of a binary coded decimal counter, a four-bit latch, and a seven-segment decoder/driver. Designed primarily for counting applications such as frequency counters, the circuit contains a leading zero blanking feature activated through the Reset input. For this reason the MC4350/4050 is useful in systems using automatic decimal ranging and/or automatic time base selection. A Count Enable input gates the clock input without restrictions on the clock level and without false-clocking the counter. The Terminal Count is high driving the ninth count, allow-

ing synchronous or asynchronous counter operation when used in conjunction with the Count Enable input and external gating. The Counter Reset places the counter in a non-NBCD state, turning off the output driver transistors when transferred through the latch and decoded. The latch section admits information while the Latch Strobe is high and latches the data on the negative edge of the strobe. The seven-segment decoder/driver provides up to 40 mA drive capability for displays requiring current sinking in the active mode. A lamp blanking input provides intensity modulation. A lamp test feature is also available.



SEGMENT IDENTIFICATION



DataShe

Total Power Dissipation = 450 mW typ/package Maximum Toggle Frequency = 40 MHz typ

FUNCTIONAL TRUTH TABLE

1	INPUT						OUTPUT								
		CLOCK	CE	CR	LST	LT	LB	TC	ā	Б	ī	a	Τ 	Ŧ	9
Lamp Test		×	X	X	×	1	×		0	0	0	0	Ö	 	
Lamp Blanking		×	×	×	×	0	1	_	1 1	1	1	1	1 0	0	0
Reset		×	×	1	1	0	0	0	1	;	1	1 :		1 !	
Enable		Р	1	0	1	Ó	ō	ŏ	;	1	;	'			
	11	P1	0	0	1	0	0	0	 	0	0	<u> </u>	 	<u> </u>	<u> </u>
State Sequence	2	P2	0	0	1	ō	ō	ő	6	0	1		1	1	1 1
	3	P3	0	0	1	o	ō	١٥	0	ő	6	0	0	!	0
	4	P4	0	0	1	o	ō	ŏ	1	ő	0	1	;	0	0
	5	P5	0	0	1	0	0	0	0	1	0	0	<u> </u>		0
	6	P6	0	0	1	ŏ	ő	ő	0		0	0		0	0
	7	P7	0	0	1	ō	o ·	ŏ	0	0	0	1 1	0	0	0
	8	P8	0	0	1	o	Ō	ō	ŏ	Ö	ő	ò	0	0	,
	9	P9	0	0	1	0	0	1	0	0	0	0	-		0
	0	P10	0	0	1	ŏ	ō	i	ő	0	0	0	0	0	0
	\ 1	P11	0	0	1	0	0	ō	1	ő	0	1	1	0	!
Latch		Р	0	0	0	0	ō	ŏ	1	ŏ	o	i			- 1

P = any number of pulses may be applied

P_n = n pulses on the Clock input

X = Don't care

3.0 V -- 0 V

126


www.DataSheet4U.com

HALL com

MC4350 MC4050 (CONTINUED)

FUNCTION DESCRIPTION

The MC4350/4050 is suited for driving incandescent seven-segment decimal indicators. In addition, only current limiting resistors are needed to allow driving hybrid LED's in the 2.4-volt per segment capability range with commonanode configuration. Use the MC4051: for monolithic LED arrays with common-cathode connection.



OPERATING DETAILS

- Count Enable may be changed with Clock either high or low.
- Counter Reset overrides Count Enable and Clock. It may be changed regardless of levels present at Count Enable and Clock.
- Latch Strobe, Lamp Blanking, and Lamp Test may be changed regardless of levels at Count Enable, Clock, and Counter Reset.
- Refer to Timing Diagram if a logic "1" to "0" transition on Clock can occur while levels are changing on Count Enable or Latch Strobe, or if a logic "0" to "1" transition of Counter Reset can occur simultaneously with a "0" to "1" transition of Latch Strobe.
- Tie all unused inputs to ground except for Latch Strobe, which must be returned to a logic "1" level if not used.
- Outputs a thru g are open-collector transistors capable of sinking 40 mAdc with outputs low, and sustaining 8.0 Vdc minimum (15 Vdc typical) with outputs high.

127

DataSheet4LL com

www.DataSheet4U.com