
## **COUNTER-LATCH-DECODER**


## MC4351 MC4051

This device is a monolithic MSI integrated circuit combining the functions of an NBCD counter, four-bit latch, and a seven-segment decoder/driver. The counter advances on the negative edge of the Clock, subject to control by the Enable input. The Serial Output is high driving the ninth count, allowing synchronous or asynchronous counter operation when used in conjunction with the Enable input and some external gating. The counter Reset places the counter in a non-NBCD state, turning off the output driver transistors when transferred through the latch and decoded. This feature gives automatic suppression of leading zeros in the display. The latch section admits information while the Strobe is high and latches the data on the neg-

ative edge of the strobe. The seven-segment decoder/driver is active high and will source up to 40 mA at a 10% duty cycle or 15 mA at a 100% duty cycle. A lamp blanking input is provided for intensity modulation. A lamp test feature is also available.

The output structure of this device is an open emitter-follower configuration whose equivalent circuit is a voltage source with a relatively small series resistance. Although this resistance increases when the output is grounded, the situation is potentially destructive to the device. When the outputs are in the high ("1") state, they should not be connected to ground through an impedance of less than 100 ohms.





Total Power Dissipation = 450 mW typ/package Maximum Toggle Frequency = 35 MHz typ

## **FUNCTIONAL TRUTH TABLE**

i			INPUT						OUTPUT							
FUNCTION		č	Ē	R	S	LT	LB	Sout	а	ь	С	ď	е	f	g	
Lamp Test		×	×	×	×	1	×		1	1	1	1	1	1	1	
Lamp Blanking		×	×	×	×	0	1		0	0	o	o	o	o	o	
Reset		×	×	1	1	0	0	0	0	0	ō	o	ő	0	0	
Enable		Р	1	0	1	0	0	0	0	o	0	ő	ő	ő	ő	
State Sequence	1	P1	0	0	1	0	0	ō	0	1	1	0	0	0	0	
	2	P2	0	0	1	0	0	0	1	1	0	1	1	0	1 1	
	3	Р3	0	0	1	0	0	0	1	1	1	1	0	0	i	
	4	P4	0	0	1	0	0	0	0	1	1	o	ō	1	1	
	5	P5	0	0	1	0	0	0	1	0	1	1	0	1	1	
	6	Р6	0	0	1	0	0	0	1	0	1	1	1	1	i	
	7	P7	0	0	1	0	0	0	1	1	1	0	0	0	of	
	_8_	Р8	0	0	1	0	0	1	1	1	1	1	1	1	1	
	9	P9	0	0	1	0	0	0	1	1	1	1	0	1	1	
	0	P10	0	0	1	0	0	0	1	1	1	1	1	1	òl	
	1	P11	0	0	1	0	0	0	0	1	1	0	o	ò	ō	
Latch		Р	0	0	0	0	0	0	0	1	1	0	0	0	0	

P = any number of pulses may be applied

 $P_n = n$  pulses on the Clock input

X = Don't care

3.0 V

128

www.DataSheet4U.com

DataShe

ataSheet4U.com

om;