# SEMICONDUCTORS

3501 ED BLUESTEIN BLVD., AUSTIN, TEXAS 78721

## **Advance Information**

## MICROCOMPUTER/MICROPROCESSOR (MCU/MPU)

The MC6801U4 is an 8-bit single-chip microcomputer unit (MCU) which enhances the capabilities of the MC6801 and significantly enhances the capabilities of the M6800 Family of parts. It includes an MC6801 microprocessor unit (MPU) with direct object-code compatibility and upward object-code compatibility with the MC6800. Execution times of key instructions have been improved over the MC6800 and the new instructions found on the MC6801 are included. The MCU can function as a monolithic microcomputer or can be expanded to a 64K byte address space. It is TTL compatible and requires one +5-volt power supply. On-chip resources include 4096 bytes of ROM, 192 bytes of RAM, a serial communications interface (SCI), parallel I/O, and a 16-bit six-function programmable timer. The MC6803U4 can be considered an MC6801U4 operating in modes 2 or 3; i.e., those that do not use internal ROM.

Enhanced MC6800 Instruction Set

MOTOROLA

- Upward Source and Object Code Compatibility with the MC6800 and MC6801
- Bus Compatibility with the M6800 Family
- 8×8 Multiply Instruction
- Single-Chip or Expanded Operation to 64K Byte Address Space
- Internal Clock Generator with Divide-by-Four Output
- Serial Communications Interface (SCI)
- 16-Bit Six-Function Programmable Timer
- Three Output Compare Functions
- Two Input Capture Functions
- Counter Alternate Address
- 4096 Bytes of ROM (MC6801U4)
- 192 Bytes of RAM
- 32 Bytes of RAM Retainable During Power Down
- 29 Parallel I/O and Two Handshake Control Lines
- NMI Inhibited Until Stack Load
- -40°C to 85°C Temperature Range

	GENERIC IN	ORMATION	
Package Type	Frequency (MHz)	Temperature	Generic Number
Ceramic	1.0	0°C to 70°C	MC6801U4L1
L Suffix	1.0	– 40°C to 85°C	MC6801U4CL1
	1.0	0°C to 70°C	MC6803U4L
	1.0	- 40°C to 85°C	MC6803U4CL1
	1.25	0°C to 70°C	MC6801U4L1-1
	1.25	0°C to 70°C	MC6803U4L-1
Plastic	1.0	0°C to 70°C	MC6801U4P1
P Suffix	1.0	– 40°C to 85°C	MC6801U4CP1
	1.0	0°C to 70°C	MC6803U4P
•	1.0	– 40°C to 85°C	MC6803U4CP1
	1.25	0°C to 70°C	MC6801U4P1-1
	1.25	0°C to 70°C	MC6803U4P-1

This document contains information on a new product. Specifications and information herein are subject to change without notice.

# MC6801U4 MC6803U4



C MOTOROLA INC., 1984

ADI-896-R1





#### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	VCC -	-0.3 to +7.0	V
Input Voltage	Vin	-0.3 to +7.0	V
Operating Temperature Range MC6801U4, MC6803U4 MC6801U4C, MC6803U4C	TA	T <sub>H</sub> to T <sub>L</sub> −0 to 70 −40 to 85	°C
Storage Temperature Range	T <sub>stg</sub>	- 55 to + 150	°C

#### THERMAL CHARACTERISTICS

Charac	Symbol	Value	Rating	
Thermal Resistance				
Plastic		θΙΑ	50	°C/W
Ceramic			50	

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation it is recommended that  $V_{in}$  and  $V_{out}$  be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$ . Input protection is enhanced by connecting unused inputs to either  $V_{DD}$  or  $V_{SS}$ .

(1)

(2)

(3)

AFFIN

## POWER CONSIDERATIONS

The average chip-junction temperature, TJ, in °C can be obtained from:

 $T_{J} = T_{A} + (P_{D} \bullet \theta_{JA})$ 

Where:

 $T_A =$  Ambient Temperature, °C

 $\theta_{JA} \equiv$  Package Thermal Resistance, Junction-to-Ambient, °C/W

 $P_D = P_{INT} + P_{PORT}$ 

PINT=ICC×VCC, Watts – Chip Internal Power

For most applications PPORT ≪ PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and TJ tif PPORT is neglected) is:

 $P_D = K \div (T_J + 273^{\circ}C)$ 

Solving equations 1 and 2 for K gives:

 $K = P_{D} \bullet (T_{A} + 273^{\circ}C) + \theta_{JA} \bullet P_{D}^{2}$ 

Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring P<sub>D</sub> (at equilibrium) for a known T<sub>A</sub>. Using this value of K the values of P<sub>D</sub> and T<sub>J</sub> can be obtained by solving equations (1) and (2) iteratively for any value of T<sub>A</sub>.

		MC6	B01U4	MC680	)1U4-1	
Characteristic	Symbol	MC68	B03U4	MC680	3U4-1	Unit
		Min	Max	Min	Max	•
Frequency of Operation	fo	0.5	1.0	0.5	1.25	MHz
Crystal Frequency	<sup>f</sup> XTAL	2.0	4.0	2.0	5.0	MHz
External Oscillator Frequency	4 f <sub>o</sub>	2.0	4.0	2.0	5.0	MHz
Crystal Oscillator Startup Time	t <sub>rc</sub>	—	100	-	100	ms
Processor Control Setup Time	<sup>t</sup> PCS	200	-	170	-	ns-

## CONTROL TIMING (V<sub>CC</sub>=5.0 V $\pm$ 5%, V<sub>SS</sub>=0, T<sub>A</sub>=0 to 70°C)





3

De LELCTRICAL CHARACTERISTICS	$10CC = 0.0 \text{ Agg} \pm 5\%$	$v_{\rm SS} = 0$	A = I to	H unless ot	herwise noted	Contraction and Contraction	
		est. Refer	MC68 MC68	01U4, 303U4	MC68 MC68	01U4C, 03U4C	
Characteristic		Symbol	Min	Max	Min	Max	Unit
Input High Voltage	RESET	VIH	$V_{SS} + 4.0$	Vcc	V <sub>SS</sub> +4.0	Vcc	V
Input Low Voltage	All Inputs*	Vii	VSS-0.3	Vss+0.8	Vss-0.3	Vcc Vcc+0.8	
Input Load Current	Port 4 SCI	lin	-	0.5		0.8	mA
Input Leakage Current (V <sub>in</sub> =0 to 5.5 V)	NMI, IRQ1, RESET	lin		2.5	_	5.0	μA
Hi-Z (Off-State) Input Current (V <sub>in</sub> =0.5 to 2.4 V)	Port 1, Port 2, Port 3	ITSI	-	10	· · · ·	20	μA
Output High Voltage $(I_{Load} = -65 \mu A, V_{CC} = Min)$ $(I_{Load} = -100 \mu A, V_{CC} = Min)$	Port 4, SC1, SC2 Other Outputs	V <sub>OH</sub>	V <sub>SS</sub> +2.4 V <sub>SS</sub> +2.4	· · · · · · · ·	V <sub>SS</sub> +2.4 V <sub>SS</sub> +2.4	<u> </u>	V
Output Low Voltage (I <sub>Load</sub> =2.0 mA, V <sub>CC</sub> =Min)	All Outputs	V <sub>OL</sub>	-	• V <sub>SS</sub> +0.5		V <sub>SS</sub> +0.6	V
Darlington Drive Current (V <sub>O</sub> =1.5 V)	Port 1	ЮН	1.0	4.0	1.0	5.0	mA
Internal Power Dissipation (Measured at T <sub>A</sub> = T <sub>L</sub> in Steady-State C	peration) * * *	PINT	_	1200	· ·	1500	mW
Input Capacitance ⟨V <sub>in</sub> =0, T <sub>A</sub> =25°C, f <sub>o</sub> =1.0 MHz⟩	Port 3, Port 4, SC1 Other Inputs	C <sub>in</sub>	- <	12.5 10.0	· · · ·	12.5 10.0	рF
V <sub>CC</sub> Standby	Powerdown Powerup	V <sub>SBB</sub> V <sub>SB</sub>	4.0 4.75	5.25 5.25	4.0 4.75	5.25 5.25	V
Standby Current	Powerdown	ISBB	S	3.0	_	3.5	mA

\*Except mode programming levels; see Figure 16. \*\*Negotiable to  $-100 \ \mu$ A (for further information contact the factory). \*\*\*For the MC6801U4/MC6803U4 TL=0°C and for the MC6801U4C/MC6803U4C TL=-40°C

## PERIPHERAL PORT TIMING (Refer to Figures 1-4)

Characteristics	Symbol	Min	Тур	Max	Unit
Peripheral Data Setup Time	tPDSU	200	-	-	ns
Peripheral Data Hold Time	<sup>t</sup> PDH	200	-	. —	ns ,
Delay Time, Enable Positive Transition to OS3 Negative Transition	tOSD1			350	ns
Delay Time, Enable Positive Transition to OS3 Positive Transition	tOSD2		-	350	ns
Delay Time, Enable Negative Transition to Peripheral Data Valid					
Port 1 Port 2, 3, 4	<sup>t</sup> PWD	_	· ·	350 350	ns
Delay Time, Enable Negative Transition to Peripheral CMOS Data Valid	<sup>t</sup> CMOS	-		2.0	μS
Input Strobe Pulse Width	<sup>t</sup> PWIS	200	-	. —1	ns
Input Data Hold Time	tін	50	· · _ ·		ns
Input Data Setup Time	tis	20	-	_	ns



R = 37 kΩ for P40-P47, SC1, SC2= 24 kΩ for P10-P17, P20-P24= 24 kΩ for P30-P37, E

**MOTOROLA** Semiconductor Products Inc.

5

ldent. Number	Characteristics	Symbol	MC68 MC68	301U4 303U4	MC68 MC68	01U4-1 03U4-1	Unit
			Min	Max	Min	Max	
	Cycle Time	tcyc	1.0	2.0	0.8	2.0	μs
2	Pulse Width, E Low	PWEL	430	1000	360	1000	ns
3	Pulse Width, E High	PW <sub>EH</sub>	450	1000	360	1000	ns
4	Clock Rise and Fall Time	t <sub>r</sub> , t <sub>f</sub>		25		25	ns
9	Address Hold Time	tAH	20	· . —	20		ns
12	Non-Muxed Address Valid Time to E*	tAV	200	<u> </u>	150		ns
17	Read Data Setup Time	<sup>t</sup> DSB	. 80	-	70		ns
18	Read Data Hold Time	<sup>t</sup> DHR	10	_	10		ns
19	Write Data Delay Time	tDDW		225		200	ns
21	Write Data Hold Time	<sup>t</sup> DHW	20		-20		ns
22	Muxed Address Valid Time to E Rise*	<sup>t</sup> AVM	160		120:	672) <sup>*</sup>	ns
24	Muxed Address Valid Time to AS Fall*	tASI	40	_	30	· · · · ·	ns
25	Muxed Address Hold Time	tahi	20		20	<u> </u>	ns
26	Delay Time, E to AS Rise*	tasp	200		170		ns
27	Pulse Width, AS High*	PWASH	100		80		ns
28	Delay Time, AS to E Rise*		90		70		ne
29	Usable Access Time*(See Note 3)	TAOO :			. 105		113

\*At specified cycle time.



#### NOTES:

- 1. Voltage levels shown are V<sub>L</sub>  $\leq$  0.5 V, V<sub>H</sub>  $\geq$  2.4 V, unless otherwise specified. 2. Measurement points shown are 0.8 V and 2.0 V, unless otherwise specified.
- 3. Usable access time is computed by 22+3-17+4.
- 4. Memory devices should be enabled only during E high to avoid port 3 bus contention.
- 5. Item 26 is different from the MC6801 but it is upward compatible.

#### INTRODUCTION

The MC6801U4 is an 8-bit monolithic microcomputer which can be configured to function in a wide variety of applications. The facility which provides this extraordinary flexibility is its ability to be hardware programmed into eight different operating modes. The operating mode controls the configuration of 18 of the 40 MCU pins, available on-chip resources, memory map, location (internal or external) of interrupt vectors, and type of external bus. The configuration of the remaining 22 pins is not dependent on the operating mode.

Twenty-nine pins are organized as three 8-bit ports and one 5-bit port. Each port consists of at least a data register and a write-only data direction register. The data direction register is used to define whether corresponding bits in the data register are configured as an input (clear) or output (set). The term "port" by itself refers to all of the hardware associated with the port. When the port is used as a "data port" or "I/O port," it is controlled by the port data direction register and the programmer has direct access to the port pins using the port data register. Port pins are labeled as Pij where i identifies one of four ports and j indicates the particular bit.

The microprocessor unit (MPU) is an enhanced MC6800 MPU with additional capabilities and greater throughput. It is upward source and object code compatible with the MC6800 and the MC6801. The programming model is depicted in Figure 8 where accumulator D is a concatenation of accumulators A and B. A list of new operations added to the MC6800 instruction set are shown in Table 1.

The MC6803U4 can be considered an MC6801U4 that operates in modes 2 and 3 only.



#### FIGURE 8 - PROGRAMMING MODEL

TABLE 1 - NEW INSTRUCTIONS

Instruction	Description
ABX 🛒	Unsigned addition of accumulator B to index register
ADDD	Adds (without carry) the double accumulator to memory and leaves the sum in the double accumulator
ASLD or LSLD	Shifts the double accumulator left (towards MSB) one bit, the LSB is cleared, and the MSB is shifted into the C bit
BHS	Branch if higher or same, unsigned conditional branch (same as BCC)
BLO	Branch if lower, unsigned conditional branch (same as BCS)
BRN	Branch never
JSR	Additional addressing mode direct
LDD	Loads double accumulator from memory
LSL	Shifts memory or accumulator left (towards MSB) one bit, the LSB is cleared, and the MSB is shifted into the C bit (same as ASL)
LSRD	Shifts the double accumulator right (towards LSB) one bit, the MSB is cleared, and the LSB is shifted into the C bit
MUL	Unsigned multiply, multiplies the two accumulators and leaves the product in the double accumulator
PSHX	Pushes the index register to stack
PULX	Pulls the index register from stack
STD	Stores the double accumulator to memory
SUBD	Subtracts memory from the double accumulator and leaves the difference in the double accumulator
CPX	Internal processing modified to permit its use with any conditional branch instruction



## **OPERATING MODES**

The MC6801U4 provides seven different operating modes (modes 0 through 3 and 5 through 7) and the MC6803U4 provides two operating modes (modes 2 and 3). The operating modes are hardware selectable and determine the device memory map, the configuration of port 3, port 4, SC1, SC2, and the physical location of the interrupt vectors.

#### FUNDAMENTAL MODES

The seven operating modes (0-3, 5-7) can be grouped into three fundamental modes which refer to the type of bus it supports: single chip, expanded non-multiplexed, and expanded multiplexed. Single chip is mode 7, expanded nonmultiplexed is mode 5, and the remaining 5 are expanded multiplexed modes. Table 2 summarizes the characteristics of the operating modes.

MC6801U4 SINGLE-CHIP MODE (7) — In the single-chip mode, the four MCU ports are configured as parallel input/output data ports, as shown in Figure 9. The MCU functions as a monolithic microcomputer in this mode without external address or data buses. A maximum of 29 I/O lines and two port 3 control lines are provided. Peripherals or another MCU can be interfaced to port 3 in a loosely coupled dual-processor configuration, as shown in Figure 10.

## TABLE 2 - SUMMARY OF MC6801U4/MC6803U4 OPERATING MODES Single-Chip (Mode 7) 192 bytes of RAM, 4096 bytes of ROM Port 3 is a parallel I/O port with two control lines Port 4 is a parallel I/O port Expanded Non-Multiplexed (Mode 5) 192 bytes of RAM, 4096 bytes of ROM 256 bytes of external memory space Port 3 is an 8-bit data bus Port 4 is an input port/address bus Expanded Multiplexed (Modes 0, 1, 2, 3, 6\*) Four memory space options (total 64K address space) (1) Internal RAM and ROM with partial address bus (mode 1) (2) Internal RAM, no ROM (mode 2) (3) Extended addressing of Internal I/O and RAM (4) Internal RAM and ROM with partial address bus (mode 6) Port 3 is multiplexed address/data bus Port 4 is address bus (inputs/address in mode 6) Test mode (mode 0): May be used to test internal RAM and ROM May be used to test ports 3 and 4 as I/O ports by writing into mode 7 Only modes 5, 6, and 7 can be irreversibly entered from mode 0 **Resources Common to All Modes** Reserved register area Port 1 input/output operation Port 2 input/output operation Timer operation Serial communications interface operation The MC6803U4 operates only in modes 2 and 3.



Rechter







MC6801U4 EXPANDED NON-MULTIPLEXED MODE (5) — A modest amount of external memory space is provided in the expanded non-multiplexed mode while significant onchip resources are retained. Port 3 functions as an 8-bit bidirectional data bus and port 4 is configured initially as an input data port. Any combination of the eight least significant address lines may be obtained by writing to the port 4 data direction register. Stated alternatively, any combination of A0 to A7 may be provided while retaining the remainder as input data lines. Internal pullup resistors pull the port 4 lines high until the port is configured.

Figure 11 illustrates a typical system configuration in the expanded non-multiplexed mode. The MCU interfaces directly with M6800 family parts and can access 256 bytes of external address space at \$100 through \$1FF. IOS provides an address decode of external memory (\$100-\$1FF) and can be used as a memory-page select or chip-select line.

EXPANDED MULTIPLEXED MODES (0, 1, 2, 3, 6) -A64K byte memory space is provided in the expanded multiplexed modes. In each of the expanded multiplexed modes, port 3 functions as a time multiplexed address/data bus with address valid on the negative edge of address strobe (AS) and data valid while E is high. In modes 0, 2, and 3, port 4 provides address lines A8 to A15. In modes 1 and 6, however, port 4 initially is configured at reset as an input data port. The port 4 data direction register can then be changed to provide any combination of address lines A8 to A15. Stated alternatively, any subset of A8 to A15 can be provided while retaining the remaining port 4 lines as input data lines. Internal pullup resistors pull the port 4 lines high until software configures the port. In mode 1, the internal pullup resistors will hold the upper address lines high producing a value of \$FFXX for a reset vector. A simple method of getting the desired address lines configured as outputs is to have an external EPROM not fully decoded so it appears at

OFSIGN



two address locations (i.e., \$FXXX and \$BXXX). Then, when the reset vector appears as \$FFFE, the EPROM will be accessed and can point to an address in the top \$100 bytes of the internal or external ROM/EPROM that will configure port 4 as desired.

In mode 0, the reset and interrupt vectors are located at \$BFF0-\$BFFF. In addition, the internal and external data buses are connected, so there must be no memory map overlap in order to avoid potential bus conflicts. By writing the PC0-PC2 bits in the port 2 data register, modes 5, 6, and 7 can be irreversibly entered from mode 0. Mode 0 is used

primarily to verify the ROM pattern and monitor the internal data bus with the automated test equipment.

Only the MC6801U4 can operate in each of the expanded multiplexed modes. The MC6803U4 operates only in modes 2 and 3.

Figure 12 depicts a typical configuration for the expanded multiplexed modes. Address strobe can be used to control a transparent D-type latch to capture addresses A0-A7, as shown in Figure 13. This allows port 3 to function as a data bus when E is high.



## **MOTOROLA** Semiconductor Products Inc.

10



#### **PROGRAMMING THE MODE**

The operating mode is determined at RESET by the levels asserted on P22, P21, and P20. These levels are latched into PC2, PC1, and PC0 of the program control register on the positive edge of RESET. The operating mode may be read from the port 2 data register, as shown below, and programming levels and timing must be met as shown in Figure 14. A brief outline of the operating modes is shown in Table 3.

#### PORT 2 DATA REGISTER





Circuitry to provide the programming levels is dependent primarily on the normal system usage of the three pins. If configured as outputs, the circuit shown in Figure 15 may be used; otherwise, three-state buffers can be used to provide isolation while programming the mode.

## MEMORY MAPS

The MC6801U4/MC6803U4 can provide up to 64K byte address space depending on the operating mode. A memory map for each operating mode is shown in Figure 16. The first 32 locations of each map are reserved for the internal register area, as shown in Table 4, with exceptions as indicated.

#### FIGURE 14 - MODE PROGRAMMING TIMING



#### MODE PROGRAMMING (Refer to Figure 14)

Characteristic	Symbol	Min	Max	Unit
Mode Programming Input Voltage Low	VMPL	_	1.8	V
Mode Programming Input Voltage High	VMPH	4.0		V
Mode Programming Diode Differential (If Diodes are Used)	VMPDD	0.6	_	s. V
RESET Low Pulse Width	PWRSTL	3.0		E Cycles
Mode Programming Setup Time	tMPS	2.0	· · -	E Cycles
Mode Programming Hold Time       RESET Rise Time≥1 μs       RESET Rise Time<1 μs	<sup>t</sup> MPH	0 100		ns

#### P22 P21 P20 Interrupt Bus Mode\* PC2 PC1 PCO ROM RAM Vectors Mode **Operating Mode** 7 Η Н H 1 Single Chip 6 H Н L ł 1 1 MUX(2, 3) Multiplexed/Partial Decode 5 Н L H Non-Multiplexed/Partial Decode 1 -T NMUX<sup>(2, 3)</sup> 4 Å 1 L \_ \_ ----Undefined<sup>(4)</sup> 3 Ł H Н E T Е MUX(1,5) Multiplexed/RAM 2 Ľ H Ľ E : I Ε $MUX^{(1)}$ Multiplexed/RAM 1 L L H 4 T E MUX(1,3) Multiplexed/RAM and ROM 0 Ľ L 1 F MUX(1). Multiplexed Test

## TABLE 3 - MODE SELECTION SUMMARY

#### LEGEND

I — Internal

- E External
- MUX Multiplexed

NMUX – Non-Multiplexed L – Logic "0"

H – Logic "1"

NOTES:

1. Addresses associated with ports 3 and 4 are considered external in modes 0, 1, 2, and 3.

2. Addresses associated with port 3 are considered external in modes 5 and 6.

3. Port 4 default is user data input; address output is optional by writing to port 4 data direction register.

**MOTOROLA** Semiconductor Products Inc.

4. Mode 4 is a non-user mode and should not be used as an operating mode.

5. Mode 3 has the internal RAM and internal registers relocated at \$D000-\$D0FF.

\* The MC6803U4 operates only in modes 2 and 3.







FIGURE 16 - MC6801U4/MC6803U4 MEMORY MAPS (Sheet 2 of 4)







15





TABLE 4 — INTERNAL REGISTER AREA

	1 I	Address
Register	Othe Mode	er As Mode 3
Port 1 Data Direction Register***	0000	D000
Port 2 Data Direction Register***	0001	D001
Port 1 Data Register	0002	D002
Port 2 Data Register	0003	D003
Port 3 Data Direction Register*** Port 4 Data Direction Register*** Port 3 Data Register Port 4 Data Register	0004* 0005* 0006* 0007*	D004* * D005** D006* * D007**
Timer Control and Status Register	0008	D008
Counter (High Byte)	0009	D009
Counter (Low Byte)	000A	D00A
Output Compare Register (High By	000B	D00B
Output Compare Register (Low By	te) 000C	D00C
Input Capture Register (High Byte)	000D	D00D
Input Capture Register (Low Byte)	000E	D00E
Port 3 Control and Status Register	000F*	D00F*
Rate and Mode Control Register	0010	D010
Transmit/Receive Control and Star	tus Register 0011	D011
Receive Data Register	0012	D012
Transmit Data Register	0013	D013
RAM Control Register	0014	D014
Counter Alternate Address (High E	3yte) 0015	D015
Counter Alternate Address (Low B	yte) 0016	D016
Timer Control Register 1	0017	D017
Timer Control Register 2	0018	D018
Timer Status Register	0019	D019
Output Compare Register 2 (High	Byte) 001A	D01A
Output Compare Register 2 (Low I	3yte) 001B	D01B
Output Compare Register 3 (High	Byte) 001C	D01C
Output Compare Register 3 (Low I	Byte) 001D	D01D
Input Capture Register 2 (High By	te) 001E	D01E
Input Capture Register 2 (Low Byt	e) 001F	D01F

\* External addresses in modes 0, 1, 2, 3, 5, and 6 cannot be accessed in mode 5 (no IOS).

\*\* External Addresses in Modes 0, 2, and 3.

\* \* \* 1 = Output, 0 = Input

## MC6801U4/MC6803U4 INTERRUPTS

The M6801 Family supports two types of interrupt requests: maskable and non-maskable. A non-maskable interrupt ( $\overline{\text{NMI}}$ ) is always recognized and acted upon at the completion of the current instruction. Maskable interrupts are controlled by the condition code register I bit and by individual enable bits. The I bit controls all maskable interrupts. Of the maskable interrupts, there are two types:  $\overline{\text{IRQ1}}$ and  $\overline{\text{IRQ2}}$ . The programmable timer and serial communications interface use an internal  $\overline{\text{IRQ2}}$  interrupt line, as shown in the block diagram. External devices and IS3 use  $\overline{\text{IRQ1}}$ . An  $\overline{\text{IRQ1}}$  interrupt is serviced before  $\overline{\text{IRQ2}}$  if both are pending.

After reset, an  $\overline{\text{NMI}}$  will not be serviced until the first program load of the stack pointer. Any  $\overline{\text{NMI}}$  generated before this load will be remembered by the processor and serviced subsequent to the stack pointer load.

NOTE

All IRQ2 interrupts use hardware prioritized vectors. The single SCI interrupt and three timer interrupts are serviced in a prioritized order and each is vectored to a separate location. All interrupt vector locations are shown in Table 5. In mode 0, reset and interrupt vectors are defined as \$BFF0-\$BFFF.

The interrupt flowchart is depicted in Figure 17 and is common to every interrupt excluding reset. During interrupt servicing, the program counter, index register, A accumulator, B accumulator, and condition code register are pushed to the stack. The I bit is set to inhibit maskable interrupts and a vector is fetched corresponding to the current highest priority interrupt. The vector is transferred to the program counter and instruction execution is resumed. Interrupt and RESET timing are illustrated in Figures 18 and 19.

Mo	de O	Modes	1-3, 5-7	nterrunt* * *		
MSB	LSB	MSB	LSB	menupt		
BFFE	BFFF	FFFE	FFFF	RESET		
BFFC	BFFD	FFFC	FFFD	Non-Maskable Interrupt * *		
BFFA	BFFB	FFFA	FFFB	Software Interrupt		
BFF8	BFF9	FFF8	FFF9	Maskable Interrupt Request 1		
BFF6	BFF7	FFF6	FFF7	Input Capture Flag*		
BFF4	BFF5	FFF4	FFF5	Output Compare Flag*		
BFF2	BFF3	FFF2	FFF3	Timer Overflow Flag*		
BFFO	BFF1	FFF0	FFF1	Serial Communications Interface*		

#### TABLE 5 — MCU INTERRUPT VECTOR LOCATIONS

\*IRQ2 interrupt

\*\* NMI must be armed (by accessing stack pointer) before an

NMI is executed.

\*\*\* Mode 4 interrupt vectors are undefined.





### FUNCTIONAL PIN DESCRIPTIONS

#### VCC AND VSS

V<sub>CC</sub> and V<sub>SS</sub> provide power to a large portion of the MCU. The power supply should provide  $\pm 5$  volts ( $\pm 5\%$ ) to V<sub>CC</sub> and V<sub>SS</sub> should be tied to ground. Total power dissipation (including V<sub>CC</sub> standby) will not exceed P<sub>D</sub> milliwatts.

### VCC STANDBY

V<sub>CC</sub> standby provides power to the standby portion (\$40 through \$5F in all modes except mode 3 which is \$D040 through \$D05F) of the RAM and the STBY PWR and RAME bits of the RAM control register. Voltage requirements depend on whether the device is in a power-up or power-down state. In the power-up state, the power supply should provide +5 volts ( $\pm 5\%$ ) and must reach V<sub>SB</sub> volts before RESET reaches 4.0 volts. During power down, V<sub>CC</sub> standby must remain above V<sub>SBB</sub> (minimum) to sustain the standby RAM and STBY PWR bit. While in power-down operation, the standby current will not exceed I<sub>SBB</sub>.

It is typical to power both V<sub>CC</sub> and V<sub>CC</sub> standby from the same source during normal operation. A diode must be used between them to prevent supplying power to V<sub>CC</sub> during power-down operation.

#### **XTAL1 AND EXTAL 2**

These two input pins interface either a crystal or TTLcompatible clock to the MCU internal clock generator. Divide-by-four circuitry is included which allows use of the inexpensive 3.58 MHz or 4.4336 MHz color burst TV crystals. A 20 pF capacitor should be tied from each crystal pin to ground to ensure reliable startup and operation. Alternative ly, EXTAL2 may be driven by an external TTL-compatible clock at 4 f<sub>0</sub> with a duty cycle of 50% ( $\pm$ 5%) with XTAL1 connected ground.

The internal oscillator is designed to interface with an ATcut quartz crystal resonator operated in parallel resonance mode in the frequency range specified for fXTAL. The crystal should be mounted as close as possible to the input pins to minimize output distortion and startup stabilization time. The MCU is compatible with most commercially available crystals. Nominal crystal parameters are shown in Figure 20.

## RESET

This input is used to reset the internal state of the device and provide an orderly startup procedure. During power up, RESET must be held below 0.8 volts: (1) at least  $t_{RC}$  after V<sub>CC</sub> reaches 4.75 volts in order to provide sufficient time for the clock generator to stabilize, and (2) until V<sub>CC</sub> standby reaches 4.75 volts. RESET must be held low at least three E cycles if asserted during power-up operation.

#### E (ENABLE)

This is an output clock used primarily for bus synchronization. It is TTL compatible and is the slightly skewed divideby-four result of the device input clock frequency. It will drive one Schottky TTL load and 90 pF, and all data given in cycles is referenced to this clock unless otherwise noted.

## NMI (NON-MASKABLE INTERRUPT)

An NMI negative edge requests an MCU interrupt sequence, but the current instruction will be completed before



#### NOTE

After reset, an NMI will not be serviced until the first program load of the stack pointer. Any NMI generated before this load will remain pending by the processor.

### **IRQ1** (MASKABLE INTERRUPT REQUEST 1)

IRQ1 is a level-sensitive input which can be used to request an interrupt sequence. The MPU will complete the current instruction before it responds to the request. If the interrupt mask bit (I bit) in the condition code register is clear, the MCU will begin an interrupt sequence. A vector is fetched from \$FFF8 and \$FFF9 (\$BFF8 and \$BFF9 in mode 0), transferred to the program counter, and instruction execution is resumed.

IRQ1 typically requires an external 3.3 k $\Omega$  (nominal) resistor to V<sub>CC</sub> for wire-OR applications. IRQ1 has no internal pullup resistor.

## SC1 AND SC2 (STROBE CONTROL 1 AND 2)

The function of SC1 and SC2 depends on the operating mode. SC1 is configured as an output in all modes except single-chip mode, whereas SC2 is always an output. SC1 and SC2 can drive one Schottky load and 90 pF.

SC1 AND SC2 IN SINGLE-CHIP MODE — In single-chip mode, SC1 and SC2 are configured as an input and output, respectively, and both function as port 3 control lines. SC1 functions as IS3 and can be used to indicate that port 3 input data is ready or output data has been accepted. Three options associated with IS3 are controlled by the port 3 control and status register and are discussed in the port 3 description; refer to P30-P37 (PORT 3). If unused, IS3 can remain unconnected.

SC2 is configured as OS3 and can be used to strobe output data or acknowledge input data. It is controlled by output strobe select (OSS) in the port 3 control and status register. The strobe is generated by a read (OSS = 0) or write (OSS = 1) to the port 3 data register. OS3 timing is shown in Figure 3.

SC1 AND SC2 IN EXPANDED NON-MULTIPLEXED MODE – In the expanded non-multiplexed mode, both SC1 and SC2 are configured as outputs. SC1 functions as input/output select (IOS) and is asserted only when \$0100 through \$01FF is sensed on the internal address bus.

SC2 is configured as read/write and is used to control the direction of data bus transfers. An MPU read is enabled when read/write and E are high.

SC1 AND SC2 IN EXPANDED MULTIPLEXED MODE – In the expanded multiplexed modes, both SC1 and SC2 are configured as outputs. SC1 functions as address strobe and can be used to demultiplex the eight least significant addresses and the data bus. A latch controlled by address strobe captures the lower address on the negative edge, as shown in Figure 13.





## FIGURE 20 - MC6801U4/MC6803U4 FAMILY OSCILLATOR CHARACTERISTICS

#### (a) Nominal Recommended Crystal Parameters

	Nominal Crystal Parameters*						
	3.58 MHz	4.00 MHz	5.0 MHz				
RS	60 <b>Ω</b>	50 Ω	30-50 Ω				
CO	3.5 pF	6.5 pF	4-6 pF				
C1	0.015 pF	0.025 pF	0.01-0.02 pF				
Q	>40 K	>30 K	>20 K				

\*NOTE: These are representative AT-cut crystal parameters only. Crystals of other types of cut may also be used.



SC2 is configured as read/write and is used to control the direction of data bus transfers. An MPU read is enabled when read/write and E are high.

#### P10-P17 (PORT 1)

Port 1 is a mode independent 8-bit I/O and timer port. Each line can be configured as either an input or output as defined by the port 1 data direction register. Port 1 bits 0, 1, and 2 (P10, P11, and P12) can also be used to exercise one input edge function and two output compare functions of the timer. The TTL compatible three-state buffers can drive one Schottky TTL load and 30 pF, Darlington transistors, or CMOS devices using external pullup resistors. It is configured as a data input port during RESET. Unused pins can remain unconnected.

#### P20-P24 (PORT 2)

Port 2 is a mode-independent, 5-bit, multipurpose I/O port. The voltage levels present on P20, P21, and P22 on the rising edge of RESET determine the operating mode of the MCU. The entire port is then configured as a data input port. The port 2 lines can be selectively configured as data output lines by setting the appropriate bits in the port 2 data direction register. The port 2 data register is used to move data through the port. However, if P21 is configured as an output, it is tied to the timer output from the port 2 data register unless output enable 1 (OE1) is cleared in timer control register 1.

Port 2 can also be used to provide an interface for the serial communications interface and the timer input edge function. These configurations are described in SERIAL COMMUNICATIONS INTERFACE and PROGRAMMABLE TIMER.

The port 2 three-state TTL-compatible output buffers are capable of driving one Schottky TTL load and 30 pF, or CMOS devices using external pullup resistors.

PORT 2 DATA REGISTER



#### P30-P37 (PORT 3)

Port 3 can be configured as an I/O port, a bidirectional 8-bit data bus, or a multiplexed address/data bus depending on the operating mode. The TTL compatible three-state output buffers can drive one Schottky TTL load and 90 pF. Unused lines can remain unconnected.

**PORT 3 IN SINGLE-CHIP MODE** — Port 3 is an 8-bit I/O port in the single-chip mode with each line configured by the port 3 data direction register. There are also two lines, IS3 and OS3, which can be used to control port 3 data transfers.

Three port 3 options are controlled by the port 3 control and status register and are available only in single-chip mode: 1) port 3 input data can be latched using IS3 as a control signal, 2) OS3 can be generated by either an MPU read or write to the port 3 data register, and 3) an IRQ1 interrupt can be enabled by an IS3 negative edge. Port 3 latch timing is shown in Figure 4. PORT 3 CONTROL AND STATUS REGISTER

7	6	5	4	3	2	1	0	
IS3 Flag	IS3 IRQ1	x	OSS	Latch Enable	x	X	x	\$0

Bits 0-2 Not used.

- Bit 3 Latch Enable This bit controls the input latch for port 3. If set, input data is latched by an IS3 negative edge. The latch is transparent after a read of the port 3 data register. Latch enable is cleared during reset.
- Bit 4 OSS (Output Strobe Select) This bit determines whether OS3 will be generated by a read or write of the port 3 data register. When clear, the strobe is generated by a read; when set, it is generated by a write. OSS is cleared during reset.

Bit 5 Not used.

- Bit 6 **IS3 IRQ1 Enable** When set, an IRQ1 interrupt will be enabled whenever the IS3 flag is set; when clear, the interrupt is inhibited. This bit is cleared during reset.
- Bit 7 **IS3 Flag** This read-only status bit is set by an IS3 negative edge. It is cleared by a read of the port 3 data register or during reset.

**PORT 3 IN EXPANDED NON-MULTIPLEXED MODE** – Port 3 is configured as a bidirectional data bus (D7-D0) in the expanded non-multiplexed mode. The direction of data transfers is controlled by read/write (SC2). Data is clocked by E (enable).

**PORT 3 IN EXPANDED MULTIPLEXED MODE** – Port 3 is configured as a time multiplexed address (A7-A0) and data bus (D7-D0) in the expanded multiplexed mode where address strobe (AS) can be used to demultiplex the two buses. Port 3 is held in a high-impedance state between valid address and data to prevent bus conflicts.

#### P40-P47 (PORT 4)

Port 4 is configured as an 8-bit I/O port, as address outputs, or as data inputs depending on the operating mode. Port 4 can drive one Schottky TTL load and 90 pF, and is the only port with internal pullup resistors. Unused lines can remain unconnected.

**PORT 4 IN SINGLE-CHIP MODE** – In single-chip mode, port 4 functions as an 8-bit I/O port with each line configured by the port 4 data direction register. Internal pullup resistors allow the port to directly interface with CMOS at 5-volt levels. External pullup resistors to more than 5 volts, however, cannot be used.

**PORT 4 IN EXPANDED NON-MULTIPLEXED MODE** – Port 4 is configured from reset as an 8-bit input port where the port 4 data direction register can be written to provide any or all of eight address lines A0 to A7. Internal pullup resistors pull the lines high until the port 4 data direction register is configured.



**PORT 4 IN EXPANDED MULTIPLEXED MODE** — In all expanded multiplexed modes except modes 1 and 6, port 4 functions as half of the address bus and provides A8 to A15. In modes 1 and 6, the port is configured from reset as an 8-bit parallel input port where the port 4 data direction register can be written to provide any or all of upper address lines A8 to A15. Internal pullup resistors pull the lines high until the port 4 data direction register is configured where bit 0 controls A8.

#### **RESIDENT MEMORY**

The MC6801U4 provides 4096 bytes of on-chip ROM and 192 bytes of on-chip RAM.

Thirty-two bytes of the RAM are powered through the V<sub>CC</sub> standby pin and are maintainable during V<sub>CC</sub> power down. This standby portion of the RAM consists of 32 bytes located from \$40 through \$5F in all modes except mode 3 which is \$D040 through \$D05F.

Power must be supplied to V<sub>CC</sub> standby if the internal RAM is to be used regardless of whether standby power operation is anticipated.

The RAM is controlled by the RAM control register.

#### RAM CONTROL REGISTER (\$14)

The RAM control register includes two bits which can be used to control RAM accesses and determine the adequacy of the standby power source during power-down operation. It is intended that RAME be cleared and STBY PWR be set as part of a power-down procedure.

#### **RAM CONTROL REGISTER**

7	6	5	4	···· 3 .	2	1	0
STBY PWR	RAME	X	X	×	x	x	<b>X</b> \$14
						Â	No. and

Bits 0-5 Not used.

- Bit 6 RAM Enable This read/write bit can be used to remove the entire RAM from the internal memory map. RAME is set (enabled) during reset provided standby power is available on the positive edge of RESET. If RAME is clear, any access to a RAM address is external. If RAME is set, the RAM is included in the internal map.
- Bit 7 Standby Power This bit is a read/write status bit which when cleared indicates that V<sub>CC</sub> standby has decreased sufficiently below V<sub>SBB</sub> (minimum) to make data in the standby RAM suspect. It can be set only by software and is not affected during reset.

#### PROGRAMMABLE TIMER

The programmable timer can be used to perform measurements on two separate input waveforms while independently generating three output waveforms. Pulse widths can vary from several microseconds to many seconds. A block diagram of the timer is shown in Figure 21.

#### COUNTER (\$09:0A), (\$15, \$16)

The key timer element is a 16-bit free-running counter

which is incremented by E (enable). It is cleared during reset and is read-only with one exception: in mode 0 a write to the counter (\$09) will configure it to \$FFF8. This feature, intended for testing, can disturb serial operations because the counter provides the SCI internal bit rate clock. The TOF is set whenever the counter contains all ones. If ETOI is set, an interrupt will occur when the TOF is set. The counter may also be read as \$15 and \$16 to avoid inadvertently clearing the TOF.

# OUTPUT COMPARE REGISTERS (\$0B:0C), (\$1A:1B), (\$1C:1D)

The three output compare registers are 16-bit read/write registers, each used to control an output waveform or provide an arbitrary time-out flag. They are compared with the free-running counter during the negative half of each E cycle. When a match occurs, the corresponding output compare flag (OCF) is set and the corresponding output level (OLVL) is clocked to an output level register. If both the corresponding output enable bit and data direction register bit are set, the value represented in the output level register will appear on the corresponding port pin. The appropriate OLVL bit can then be changed for the next compare.

The function is inhibited for one cycle after a write to its high byte (\$0B, \$1A, or \$1C) to ensure a valid compare after a double byte write. Writes can be made to either byte of the output compare register without affecting the other byte. The OLVL value will be clocked out independently of whether the OCF had previously been cleared. The output compare registers are set to \$FFFF during reset.

#### INPUT CAPTURE REGISTERS (\$0D:0E), (\$1E:1F)

The two input capture registers are 16-bit read-only registers used to store the free-running counter when a "proper" input transition occurs as defined by the corresponding input edge bit (IEDG1 or IEDG2). The input pin's data direction register should be configured as an input, but the edge detect circuit always senses P10 and P20 even when configured as an output. The counter value will be latched into the input capture registers on the second negative edge of the E clock following the transition.

An input capture can occur independently of ICF; the register always contains the most current value. Counter transfer is inhibited, however, between accesses of a double byte MPU read. The input pulse width must be at least two E cycles to ensure an input capture under all conditions.

#### TIMER CONTROL AND STATUS REGISTERS

Four registers are used to provide the MC6801U4/ MC6803U4 with control and status information about the three output compare functions, the timer overflow function, and the two input edge functions of the timer. They are:

Timer Control and Status Register (TCSR) Timer Control Register 1 (TCR1) Timer Control Register 2 (TCR2) Timer Status Register (TSR)





.



**TIMER CONTROL AND STATUS REGISTER (TCSR)** (\$08) — The timer control and status register is an 8-bit register of which all bits are readable, while only bits 0-4 can be written. All the bits in this register are also accessible through the two timer control registers and the timer status register. The three most significant bits provide the timer status and indicate if:

- 1. a proper level transition has been detected at P20,
- 2. a match has occurred between the free-running
- counter and output compare register 1, or
- 3. the free-running counter has overflowed.

Each of the three events can generate an  $\overline{IRQ2}$  interrupt and is controlled by an individual enable bit in the TCSR.

#### TIMER CONTROL AND STATUS REGISTER

7	- 6	5	4	3	2	- 1	0	
ICF1	OCF1	TOF	EICI1	EOCI1	ETOI	IEDG1	OLVL1	\$08

- Bit 0 **Output Level 1** OLVL1 is clocked to output level register 1 by a successful output compare and will appear at P21 if bit 1 of the port 2 data direction register is set and the OE1 control bit in timer control register 1 is set. OLVL1 and output level register 1 are cleared during reset. Refer to **TIMER CONTROL REGISTER 1 (TCR1) (\$17)**.
- Bit 1 Input Edge 1 IEDG1 is cleared during reset and controls which level transition on P20 will trigger a counter transfer to input capture register 1: IEDG1=0 transfer on a negative-edge IEDG1=1 transfer on a positive-edge

Refer to TIMER CONTROL REGISTER 1 (TCR1) (\$17).

Bit 2 Enable Timer Overflow Interrupt — When set, an IRO2 interrupt will be generated when the timer overflow flag is set; when clear, the interrupt is inhibited. ETOI is cleared during reset. Refer to TIMER CONTROL REGISTER 2 (TCR2) (\$18).

Bit 3 Enable Output Compare Interrupt 1 — When set, an IRO2 interrupt will be generated when output compare flag 1 is set; when clear, the interrupt is inhibited. EOCI1 is cleared during reset. Refer to TIMER CONTROL REGISTER 2 (TCR2) (\$18).

Bit 4 Enable Input Capture Interrupt 1 – When set, an IRQ2 interrupt will be generated when input capture flag 1 is set; when clear, the interrupt is inhibited. EICI1 is cleared during reset. Refer to TIMER CONTROL REGISTER 2 (TCR2) (\$18).

Bit 5 Timer Overflow Flag — The TOF is set when the counter contains all ones (\$FFFF). It is cleared by reading the TCSR or the TSR (with TOF set) and the counter high byte (\$09), or during reset. Refer to TIMER STATUS REGISTER (TSR) (\$19).

Bit 6 **Output Compare Flag 1** – OCF1 is set when output compare register 1 matches the free-running counter. OCF1 is cleared by reading the TCSR or the TSR (with OCF1 set) and then writing to output compare register 1 (\$0B or \$0C); or during reset. Refer to TIMER STATUS REGISTER (TSR) (\$19).

Bit 7 Input Capture Flag — ICF1 is set to indicate that a proper level transition has occurred; it is cleared by reading the TCSR or the TSR (with ICF1 set) and the input capture register 1 high byte (\$0D), or during reset. Refer to TIMER STATUS REGISTER (TSR) (\$19).

TIMER CONTROL REGISTER 1 (TCR1) (\$17) — Timer control register 1 is an 8-bit read/write register which contains the control bits for interfacing the output compare and input capture registers to the corresponding 1/O pins.

		TIM	IER CON	TROL	REGISTI	ER 1		
7	6	5	4	3	2	<u></u> 1	0	
OE3	OE2	OE1	IEDG2	IEDG1	OLVL3	OLVL2	OLVL1	\$17

Bit 0 Output Level 1 – OLVL1 is clocked to output level register 1 by a successful output compare and will appear at P21 if bit 1 of the port 2 data direction register is set and the OE1 control bit is set. OLVL1 and output level register 1 are cleared during reset. Refer to TIMER CONTROL AND STATUS REGISTER (TCSR) (\$08).

Bit 1 Output Level 2 — OLVL2 is clocked to output level register 2 by a successful output compare and will appear at P11 if bit 1 of port 1 data direction register is set and the OE2 control bit is set. OLVL2 and output level register 2 are cleared during reset.

Bit 2 **Output Level 3** – OLVL3 is clocked to output level register 3 by a successful output compare and will appear at P12 if bit 2 of port 1 data direction register is set and the OE3 control bit is set. OLVL3 and output level register 3 are cleared during reset.

Bit 3 Input Edge 1 — IEDG1 is cleared during reset and controls which level transition on P20 will trigger a counter transfer to input capture register 1. IEDG1=0 transfer on a negative-edge

IEDG1=1 transfer on a positive-edge

Refer to TIMER CONTROL AND STATUS REGISTER (TCSR) (\$08).

- Bit 4 Input Edge 2 IEDG2 is cleared during reset and controls which level transition on P10 will trigger a counter transfer to input capture register 2. IEDG2=0 transfer on a negative-edge IEDG2=1 transfer on a positive-edge
- Bit 5 **Output Enable 1** OE1 is set during reset and enables the contents of output level register 1 to be connected to P21 when bit 1 of port 2 data direction register is set.

OE1=0 port 2 bit 1 data register output OE1=1 output level register 1

Bit 6 **Output Enable 2** – OE2 is cleared during reset and enables the contents of output level register 2 to be connected to P11 when bit 1 of port 1 data direction register is set.

OE2=0 port 1 bit 1 data register output OE2=1 output level register 2

25

- Bit 7 **Output Enable 3** OE3 is cleared during reset and enables the contents of output level register 3 to be connected to P12 when bit 2 of port 1 data direction register is set
  - OE3=0 port 1 bit 2 data register output OE3=1 output level register 3

**TIMER CONTROL REGISTER 2 (TCR2) (\$18)** — Timer control register 2 is an 8-bit read/write register (except bits 0 and 1) which enable the interrupts associated with the free-running counter, the output compare registers, and the input capture registers. In test mode 0, two more bits (clock and test) are available for checking the timer.

## TIMER CONTROL REGISTER 2 (Non-Test Modes)

: 7	6	5	4	3	2	1	- 0 ° -	1.11
EICI2	EIC11	EOC13	EOCI2	EOCI1	ETOI	1	1	\$18

- Bits 0-1 Read-Only Bits When read, these bits return a value of 1. Refer to TIMER CONTROL REGISTER 2 (Test Mode).
- Bit 2 Enable Timer Overflow Interrupt When set, an IRQ2 interrupt will be generated when the timer overflow flag is set; when clear, the interrupt is inhibited. ETOI is cleared during reset. Refer to TIMER CONTROL AND STATUS REGISTER (TCSR) (\$08).
- Bit 3 Enable Output Compare Interrupt 1 When set, an IRO2 interrupt will be generated when the output compare flag 1 is set; when clear, the interrupt is inhibited. EOCI1 is cleared during reset. Refer to TIMER CONTROL AND STATUS REGISTER (TCSR) (\$08).
- Bit 4 Enable Output Compare Interrupt 2 When set, an IRO2 interrupt will be generated when the output compare flag 2 is set; when clear, the interrupt is inhibited. EOCI2 is cleared during reset.
- Bit 5 Enable Output Compare Interrupt 3 When set, an IRO2 interrupt will be generated when the output compare flag 3 is set; when clear, the interrupt is inhibited. EOCI3 is cleared during reset.
- Bit 6 Enable Input Capture Interrupt 1 When set, an IRO2 interrupt will be generated when the input capture flag 1 is set; when clear, the interrupt is inhibited. EICI1 is cleared during reset. Refer to TIMER CONTROL AND STATUS REGISTER (TCSR) (\$08).
- Bit 7 Enable Input Capture Interrupt 2 When set, an IRO2 interrupt will be generated when the input capture flag 2 is set; when clear, the interrupt is inhibited. EICI2 is cleared during reset.

The timer test bits (test and clock) allow the free-running counter to be tested as two separate 8-bit counters to speed testing.

#### TIMER CONTROL REGISTER 2 (Test Mode)

 7
 6
 5
 4
 3
 2
 1
 0

 EICI2
 EICI1
 EOCI3
 EOCI2
 EOCI1
 ETOI
 TEST
 CLOCK
 \$18

- Bit 0 **CLOCK** The CLOCK control bit selects which half of the 16-bit free-running counter (MSB or LSB) should be clocked with E. The CLOCK bit is a read/write bit only in mode 0 and is set during reset.
  - CLOCK = 0 Only the eight most significant bits of the free-running counter run with TEST = 0. CLOCK = 1 — Only the eight least significant bits of the free-running counter run when TEST = 0.
- Bit 1 **TEST** the TEST control bit enables the timer test mode. TEST is a read/write bit in mode 0 and is set during reset.
  - TEST=0 Timer test mode enabled:
    - a) The timer LSB latch is transparent which allows the LSB to be read independently of the MSB.
    - b) Either the MSB or the LSB of the timer is clocked by E, as defined by the CLOCK bit.
  - TEST=1 Timer test mode disabled.
- Bits 2-7 See TIMER CONTROL REGISTER 2 (Non-Test Modes). (These bits function the same as in the non-test modes.)

**TIMER STATUS REGISTER (TSR) (\$19)** — The timer status register is an 8-bit read-only register which contains the flags associated with the free-running counter, the output compare registers, and the input capture registers.

#### TIMER STATUS REGISTER

7	6	5	4	3	2	1	0	
ICF2	ICF1	OCF3	OCF2	OCF1	TOF	1	1	\$19

Bits 0-1 Not used.

- Bit 2 **Timer Overflow Flag** The TOF is set when the counter contains all ones (\$FFFF). It is cleared by reading the TSR or the TCSR (with TOF set) and then the counter high byte (\$09), or during reset. Refer to **TIMER CONTROL AND STATUS REGISTER (TCSR) (\$08)**.
- Bit 3 Output Compare Flag 1 OCF1 is set when output compare register 1 matches the free-running counter. OCF1 is cleared by reading the TSR or the TCSR (with OCF1 set) and then writing to output compare register 1 (\$0B or \$0C), or during reset. Refer to TIMER CONTROL AND STATUS REGISTER (TCSR) (\$08).
- Bit 4 **Output Compare Flag 2** OCF2 is set when output compare register 2 matches the free-running counter. OCF2 is cleared by reading the TSR (with OCF2 set) and then writing to output compare register 2 (\$1A or \$1B), or during reset.
- Bit 5 **Output Compare Flag 3** OCF3 is set when output compare register 3 matches the free-running counter. OCF3 is cleared by reading the TSR (with OCF3 set) and then writing to output compare register 3 (\$1C or \$1D), or during reset.
- Bit 6 Input Capture Flag 1 ICF1 is set to indicate that a proper level transition has occurred; it is cleared by reading the TSR or the TCSR (with ICF1 set) and the input capture register 1 high byte (\$0D), or during reset. Refer to TIMER CONTROL AND STATUS REGISTER (TCSR) (\$08).



Bit 7

**Input Capture Flag 2** – ICF2 is set to indicate that a proper level transition has occurred; it is cleared by reading the TSR (with ICF2 set) and the input capture register 2 high byte (\$1E), or during reset.

## SERIAL COMMUNICATIONS INTERFACE

A full-duplex asynchronous serial communications interface (SCI) is provided with two data formats and a variety of rates. The SCI transmitter and receiver are functionally independent but use the same data format and bit rate. Serial data formats include standard mark/space (NRZ) and biphase and both provide one start bit, eight data bits, and one stop bit. "Baud" and "bit rate" are used synonymously in the following description.

#### WAKE-UP FEATURE

In a typical serial loop multiprocessor configuration, the software protocol will usually identify the addressee(s) at the beginning of the message. In order to permit uninterested MPUs to ignore the remainder of the message, wake-up feature is included whereby all further SCI receiver flag (and interrupt) processing can be inhibited until its data line goes idle. An SCI receiver is re-enabled by an idle string of ten consecutive ones or during reset. Software must provide for the required idle string between consecutive messages and prevent it within messages.

### **PROGRAMMABLE OPTIONS**

The following features of the SCI are programmable:

- Format: standard mark/space (NRZ) or bi-phase
- Clock: external or internal bit rate clock
- Baud: one of eight per E clock frequency or external clock (×8 desired baud)
- Wake-Up Feature: enabled or disabled 

   Main and the search of the search
- Interrupt Requests: enabled individually for transmitter and receiver
- Clock Output: internal bit rate clock enabled or disabled to P22

## SERIAL COMMUNICATIONS REGISTERS

The serial communications interface includes four addressable registers as depicted in Figure 22. It is controlled by the rate and mode control register and the transmit/receive control and status register. Data is transmitted and received utilizing a write-only transmit register and a read-only receive register. The shift registers are not accessible to software.



## RATE AND MODE CONTROL REGISTER (RMCR) (\$10)

— The rate and mode control register controls the SCI bit rate, format, clock source, and under certain conditions, the configuration of P22. The register consists of five write-only bits which are cleared during reset. The two least significant bits in conjunction with bit 7 control the bit rate of the internal clock and the remaining two bits control the format and clock source.

#### RATE AND MODE CONTROL REGISTER

7	6	5	4	3	2	1	0	
EBE	X	X	Х	CC1	CC0	SS1	SS0	\$10

- Bit 1:Bit 0 SS1:SS0 Speed Select These two bits select the baud when using the internal clock. Eight rates may be selected (in conjunction with bit 7) which are a function of the MCU input frequency. Table 6 lists bit time and rates for three selected MCU frequencies.
- Bit 3:Bit 2 CC1:CC0 Clock Control and Format Select These two bits control the format and select the serial clock source. If CC1 is set, the DDR value

for P22 is forced to the complement of CC0 and cannot be altered until CC1 is cleared. If CC1 is cleared after having been set, its DDR value is unchanged. Table 7 defines the formats, clock source, and use of P22.

#### Bits 4-6 Not used.

Bit 7 **EBE Enhanced Baud Enable** – EBE selects the standard MC6801 baud rates when clear and the additional baud rates when set (Table 6). This bit is cleared by reset and is a write-only control bit.

EBE=0 standard MC6801 baud rates EBE=1 additional baud rates

If both CC1 and CC0 are set, an external TTL-compatible clock must be connected to P22 at eight times (8×) the desired bit rate, but not greater than E, with a duty cycle of 50% ( $\pm$ 10%). If CC1:CC0=10, the internal bit rate clock is provided at P22 regardless of the values for TE or RE.

#### NOTE

The source of SCI internal bit rate clock is the timer free-running counter. An MPU write to the counter in mode 0 can disturb serial operations.

	<u> </u>			· · · · · · · · · · · · · · · · · · ·		Allering .	Aller.		
			$4 f_0 \rightarrow$	2.4576	6 MHz	4.0	MHz	4.915	2 MHz
EBE	SS1	:SS0		614.4	kHz 🔬	1.0	MHz	1.228	3 MHz
			E	Baud	Time	Baud	Time	Baud	Time
· 0	0	. 0 .	÷ 16	38400.0	26 <b>µ\$</b>	62500.0	16.0 μs	76800.0	13.0 µs
0	0:	1	+ 128	4800.0	208.3 μs	7812.5	128.0 µs	9600.0	104.2 µs
0	1.	.0	+ 1024	600.0	1.67 ms	976.6	1.024 ms	1200.0	833.3 µs
0	1	1	÷ 4096	150.0	6.67 ms	244.1	4.096 ms	300.0	3.33 ms
1	0	0	÷64	9600.0	104.2 μs	15625.0	64 µs	19200.0	52.0 µs
1	0	1	÷ 256 🧹	2400.0	416.6 μs	3906.3	256 µs	4800.0	208.3 µs
1	1	• 0	÷512	1200.0	833.3 μs	1953.1	512 μs	2400.0	416.6 µs
1	1	1	÷ 2048	300.0	3.33 ms	488.3	2.05 ms	600.0	1.67 ms
	Exter	nal (P2	2)*	76800.0	13.0 μs	125000.0	8.0 μs	153600.0	6.5 μs

TABLE 6 - SCI BIT TIMES AND RATES

\* Using maximum clock rate

## TABLE 7 - SCI FORMAT AND CLOCK SOURCE CONTROL

CC1:CC0	Format	Clock Source	Port 2 Bit 2
00	Bi-Phase	Internal	Not Used
01	NRZ	Internal	Not Used
10	NRZ	Internal	Output
11	NRZ-	External	Input

TRANSMIT/RECEIVE CONTROL AND STATUS REGISTER (TRCSR) (\$11) — The transmit/receive control and status register controls the transmitter, receiver, wakeup feature, and two individual interrupts, and monitors the status of serial operations. All eight bits are readable while bits 0 to 4 are also writable. The register is initialized to \$20 by RESET.

TRANSMIT/RECEIVE CONTROL AND STATUS REGISTER

- 7	6	5	4	3	2	1	0	_
RDRF	ORFE	TDRE	RIE	RE	TIE	ΤE	WU	\$11

- Bit 0 **"Wake-Up" on Idle Line** When set, WU enables the wake-up function; it is cleared by ten consecutive ones or during reset. WU will not be set if the line is idle. Refer to WAKE-UP FEATURE.
- Bit 1 **Transmit Enable** When set, P24 DDR bit is set, cannot be changed, and will remain set if TE is subsequently cleared. When TE is changed from clear to set, the transmitter is connected to P24 and a preamble of nine consecutive ones is transmitted. TE is cleared during reset.
- Bit 2 **Transmit Interrupt Enable** When set, an IRO2 is set; when clear, the interrupt is inhibited. TE is cleared during reset.
- Bit 3 **Receive Enable** When set, the P23 DDR bit is cleared, cannot be changed, and will remain clear if RE is subsequently cleared. While RE is set, the SCI receiver is enabled. RE is cleared during reset.
- Bit 4 Receiver Interrupt Enable When set, an IRO2 interrupt is enabled when RDRF and/or ORFE is set; when clear, the interrupt is inhibited. RIE is cleared during reset.
- Bit 5 **Transmit Data Register Empty** TDRE is set when the transmit data register is transferred to the output serial shift register or during reset. It is cleared by reading the TRCSR (with TDRE set) and then writing to the transmit data register. Additional data will be transmitted only if TDRE has been cleared. FIGUE Oute

Overrun Framing Error - If set, ORFE indicates Bit 6 either an overrun or framing error. An overrun is a new byte ready to transfer to the receiver data register with RDRF still set. A receiver framing error has occurred when the byte boundaries of the bit stream are not synchronized to the bit counter. An overrun can be distinguished from a framing error by the state of RDRF: if RDRF is set, then an overrun has occurred; otherwise, a framing error has been detected. Data is not transferred to the receive data register in an overrun condition. Unframed data causing a framing error is transferred to the receive data register. However, subsequent data transfer is blocked until the framing error flag is cleared. ORFE is cleared by reading the TRCSR (with ORFE set) then the receive data register, or during reset.

Bit 7 Receive Data Register Full – RDRF is set when the input serial shift register is transferred to the receive data register, or during reset.

## SERIAL OPERATIONS

The SCI is initialized by writing control bytes first to the rate and mode control register and then to the transmit/receive control and status register. When TE is set, the output of the transmit serial shift register is connected to P24 and serial output is initiated by transmitting a 9-bit preamble of ones.

At this point, one of two situations exists: 1) if the transmit data register is empty (TDRE=1), a continuous string of ones will be sent indicating an idle line; or 2) if a byte has been written to the transmit data register (TDRE=0), it will be transferred to the output serial shift register (synchronized with the bit rate clock), TDRE will be set, and transmission will begin.

The start bit (0), eight data bits (beginning with bit 0), and a stop bit (1) will be transmitted. If TDRE is still set when the next byte transfer occurs, ones will be sent until more data is provided. In bi-phase format, the output toggles at the start of each bit and at half-bit time when a one is sent. Receive operation is controlled by RE which configures P23 as an input and enables the receiver. SCI data formats are illustrated in Figure 23.



29

FIGURE 23 - SCI DATA FORMATS



## INSTRUCTION SET

The MC6801U4/MC6803U4 is directly source compatible with the MC6801 and upward source and object code compatible with the MC6800. Execution times of key instructions have been reduced and several instructions have been added, including a hardware multiply. A list of new operations added to the MC6800 instruction set is shown in Table 1.

In addition, two special opcodes, 4E and 5E, are provided for test purposes. These opcodes force the program counter

to increment like a 16-bit counter causing address lines used in the expanded modes to increment until the device is reset. These opcodes have no mnemonics.

The coding of the first (or only) byte corresponding to an executable instruction is sufficient to identify the instruction and the addressing mode. The hexadecimal equivalents of the binary codes, which result from the translation of the 82 instructions in all valid modes of addressing, are shown in Table 8. There are 220 valid machine codes, 34 unassigned codes, and 2 codes reserved for test purposes.

										i					· · · ·							Ş.	
OP	MNEM	MODE	~	#	OP N	INEM	MODE	~	, #	OP	MNEM	MODE	· ~	· #	OP	MNEM	MODE	~ #	I OP	MNEM	MODE	~	#
00	•				34 D	ES	INHER	3	<u>_1</u>	68	ASL	INDXD	6	2	90	CPX.	DIR	5 3		SUBB	DIR	.3	
01	NOP	INHER	2	1	35 T	XS	° <b>≜</b> `*	3	1	69	ROL	🛦	6	2	9D.	JSR		5 2	DI	CMPB		3	2
02	•	A			36 P	SHA		3	1	6A	DEC	T.	6	2	- 9E	LDS	<b>₩</b>	4		SBCB	T.	3	2
03	•	1.1		÷.,	37 P	SHB		3	1.	ĢΒ	•				9F	STS	DIR	4 🔊	2 03			5	2
04	LSRD		3	1	38 P	ULX		. 5	· 1	6C	INC		6	2	A0	SUBA	INDXD	4	D4	ANDB		3	2
05	ASLD		3	1	39 R	TS .		5	1	6D	TST		6	2	A1	CMPA	<b>≜</b> :	41	D5	BITB		3	2
06	TAP	1 - C	. 2	1	3A A	BX .		3	1.	6E	JMP		3	2	A2	SBCA		4 2	D6	LDAB	l l	3	2
07	TPA		2	1	3B R	TI	1 - 14 - 14	10	1	6F	CLR	INDXD	6	2	A3 -	SUBD		6 2	D7	STAB		3	2
80	INX		3	1	3C P	SHX		4	1	70	NEG	EXTND	6.	.3	A4	ANDA		4 2	D8	EORB		3	2
09	DEX		3	1	3D M	UL		10	1	71	•				A5	BITA		4 2	D9	ADCB		3	2
0A	CLV		2	1	3E W	Al .	1	. 9	1	72.	•				A6	LDAA		4 2	DA	ORAB		3	2
0B	SEV		2	1	3F S	WI	*   ` *	12	1	73	COM	1997 B. 1997	6	3	A7	STAA	1	4 2	DB	ADDB		3	2
	CLC		. 2	1	40. N	EGA	2	2	1	74	LSR		6	3	A8	EORA		4 2	DC	LDD		4	2
	SEC 1		2	1	41 •					75	•				A9	ADCA		4 2	DD	STD		4	2
			2	11	42 •		1.1	· • • •		76	ROR	1.5	6	3	AA	ORAA		4 2	DE	LDX		4	2
10	SEL		2		43 Çi			2	1	77	ASR		6	3	AB	ADDA		4 2	DF	STX	DIR	4	2
10	CDA		2	Π°	14 L.	SHA		∴ <b>2</b> ∿	1	78	ASL		-6	3	AC	CPX		6 2	EO	SUBB	INDXD	4	2
12	CDA •	1.1	2	'   <b>'</b>	+D •					79	ROL	· ·   -	6	3	AD	JSR		6 2	E1	СМРВ		4	2
12				-1	40 H	JHA		2	1	7A.	DEC		6	3	AE	LDS	. T	52	E2	SBCB	- T	4.	2
14	-			1 L	1/ A	SHA	a (1997)	2.	1	7B	•	diam.	an a		AF	STS	INDXD	5 2	E3	ADDD		6	2
15				Ľ	10 A	SLA		2	1	70	INC		6	3	B0	SUBA	EXTND	4 3	E4	ANDB		4	2
16	TAR		· • •	1Ľ	19 . Ki			2		/D	151		6	3	B1	СМРА	1 👗 – I	4 3	E5 .	BITB		4	2
17	TRA .		2	ΤĽ		ECA			.1	75	JMP	I.	3	3	B2	SBCA		4 3	E6	LDAB	10	4	. 2
18	•	_ <b>∀</b> `.	2	ĽĽ	+D ♥ 1C' ∷N	C 4			1	/-	CLH	EXIND	6	3	B3	SUBD	1.1	6 3	E7	STAB		.4	2
19	DAA		2	1	10 T	CA TA		2	1	80	SUBA	IMMED	2	2	.B4	ANDA		4 3	E8	EORB	· · ·	4	2
1A	•		2	' L		NA	1.	2	<u>ا</u> .	01	CMPA	_ : <b>↑</b>	2	2	85	BITA		4 3	E9	ADCB		4	2
1B	ABA	INHER	2	1		RΔ		2.	Maria	oz op	SURD		2 . 4	2	86	LDAA	1.1	4 3	EA	ORAB		4	2
10			-	<u> </u>	N N	GB .		2	<b>%</b> /	04		16 C A	4	3	-B7 .	STAA	3.1	4 3	EB	ADDB	5. E	4	2
1D	•	a i e ji			i .•			. 1	6. N	04 85			2	2	88	EOHA		4 3	EC	LDD		5	2
1E	•			1	2.				1.10	86		1 - A - A - A - A - A - A - A - A - A -	÷	2	Da	ADCA		4.3	ED	STD	L	5	2
1F		1		e	а со	ОМВ		2	1	87 .	•	. 1	<b>2</b> .	2	DA			4 3	LEE .	LDX	<b>.</b>	5	2
20	BRA	REL	3	2 5	4 LS	RB		5	1	88	FORA		2	2	DD.	CDV		4 3	EF	SIX	INDXD	5	2
21	BRN		3	2 5	5 •	. M		Ø	1	89	ADCA	1.1	2	5	BD.			0 3		SUBB	EXIND	4	3.
22	BHI .	T.	3. :	2 5	6 RC	)RB		2	1	8A	ORAA		2	2	BE	105	<b>↓</b> `	5 2	52	CMPB	<b>▲</b> -	. 4	3
23	BLS		3 .	2 5	7 AS	SRB		2	1	8B	ADDA	¥	2	2	RE	STS	EXTND	5 3	2	SBCB		4	3
24	BCC	1 1 A.	3	2 5	8 A9	LB	1.1	2	1	8C	CPX	IMMED	4	3	CÓ	SUBB	IMMED	2 2	5	ANDR		0	ঁ
25	BCS		3 : 3	2 5	9 RC	DLB .		2	1.	8D	BSR	REL	6	2	C1	CMPR	A A	2 2	FR	DITO		4	3
26	BNE		3 2	2 5	A DE	СВ		2	.1	8E	LDS	IMMED	3	3	C2	SBCB	<b>↑</b>	2 2	56			4	3
27	BEQ		3	2 5	в 💊				1	8F	•			÷э	C3	ADDD	1.1	4 3	F7	STAR		4	· 3 9
28	BVC	1.1	3	2 5	C IN	CB		. 2	1	90	SUBA	DIR	3	2	C4	ANDB		2 2	F8	FORB		4	2
29	BVS		3 3	2   5	D TS	тв	1.	2	1	91	CMPA		3	2	C5	BITB		2 2	F9	ADCB		4	3
2A	BPL		3 :	2 5	E T				1	92	SBCA	T	3	2	C6	LDAB		2 . 2	FA	ORAR		4	2
2B	BMI	· 4. %	3 2	2 5	F CL	RB I	NHER	2	1	93	SUBD	1.1	5	2	C7	•			FB			4	3
2C	BGE	si Asi	3 2	2 6	O NE	GI	NDXD	6	2	94	ANDA	1	3	2	C8	EORB		2.2	FC			5	3
2D	BLT		3 2	2 6	1 •	÷	<b>A</b> .			95	BITA		3	2	C9	ADCB		2 2	FD	STD		5	3
ZE	BGT	<b>.</b>	3 2	2 6	2 •				1	96	LDAA		3	2	CA	ORAB		2 2	FE	LDX	¥	5	. 3
2F	BLE	HEL	3 2	2 6	з со	M		6	2	97	STAA		3	2	CB	ADDB		2 2	FF	STX	EXTND	5	3
3U 21 €	ISX	INHER	3 1	6	4 <u>L</u> S	R		6	.2	98	EORA	1.0	3	2	CC 👘	LDD		3 3				-	. •
20	DUIN	<b>≜</b>	3 1	6			J.			99	ADCA	t. t.	3,.	2	CD	•	₩. *			* UNDEF	INED OP	CODE	ε
20	DIND	:₩	4 1	6	D HO	К	<b>₹</b>	6	2	9A	ORAA	l J	3	2	CE	LDX	IMMED	3 3	1 ·				-
	FULD .	1 ·	.4. 1	16	∕∵ AS	к І	NDXD	6	2	9R		<b>T</b> .	2	2	CE.								

TABLE 8 - CPU INSTRUCTION MAP

NOTES:

1. Addressing Modes

INHER ≡ Inherent INDXD = Indexed IMMED = Immediate REL = Relative

EXTND = Extended DIR = Direct

2. Unassigned opcodes are indicated by "•" and should not be executed. 3. Codes marked by "T" force the PC to function as a 16-bit counter.

#### PROGRAMMING MODEL

A programming model for the MC6801U4/MC6803U4 is shown in Figure 8. Accumulator A can be concatenated with accumulator B and jointly referred to as accumulator D where A is the most significant byte. Any operation which modifies the double accumulator will also modify accumulators A and/or B. Other registers are defined as follows:

**PROGRAM COUNTER** — The program counter is a 16-bit register which always points to the next instruction.

**STACK POINTER** — The stack pointer is a 16-bit register which contains the address of the next available location in a pushdown/pullup (LIFO) queue. The stack resides in random-access memory at a location defined by the programmer.

**INDEX REGISTER** — The index register is a 16-bit register which can be used to store data or provide an address for the indexed mode of addressing.

**ACCUMULATORS** – The MPU contains two 8-bit accumulators, A and B, which are used to store operands and results from the arithmetic logic unit (ALU). They can also be concatenated and referred to as the D (double) accumulator.

**CONDITION CODE REGISTER** – The condition code register indicates the results of an instruction and includes the following five condition bits: negative (N), zero (Z), overflow (V), carry/borrow from MSB (C), and half carry from bit 3 (H). These bits are testable by the conditional branch instructions. Bit 4 is the interrupt mask (I bit) and inhibits all maskable interrupts when set. The two unused bits, B6 and B7, are read as ones.

#### ADDRESSING MODES

Six addressing modes can be used to reference memory. A summary of addressing modes for all instructions is presented in Tables 9, 10, 11, and 12 where execution times are provided in E cycles. Instruction execution times are summarized in Table 13. With an input frequency of 4 MHz, one E cycle is equivalent to one microsecond. A cycle-by-cycle description of bus activity for each instruction is provided in Table 14 and descriptions of selected instructions are shown in Figure 24.

**IMMEDIATE ADDRESSING** — The operand or "immediate byte(s)" is contained in the following byte(s) of the

instruction where the number of bytes matches the size of the register. These are two or three byte instructions.

**DIRECT ADDRESSING** — The least significant byte of the operand address is contained in the second byte of the instruction and the most significant byte is assumed to be \$00. Direct addressing allows the user to access \$00 through \$FF using two byte instructions and execution time is reduced by eliminating the additional memory access. In most applications, the 256-byte area is reserved for frequently referenced data.

**EXTENDED ADDRESSING** – The second and third bytes of the instruction contain the absolute address of the operand. These are three byte instructions.

**INDEXED ADDRESSING** — The unsigned offset contained in the second byte of the instruction is added with carry to the index register and is used to reference memory without changing the index register. These are two byte instructions.

**INHERENT ADDRESSING** — The operand(s) is a register and no memory reference is required. These are single byte instructions.

**RELATIVE ADDRESSING** – Relative addressing is used only for branch instructions. If the branch condition is true, the program counter is overwritten with the sum of a signed single byte displacement in the second byte of the instruction and the current program counter. This provides a branch range of -126 to +129 bytes from the first byte of the instruction. These are two byte instructions.

## SUMMARY OF CYCLE-BY-CYCLE OPERATION

Table 14 provides a detailed description of the information present on the address bus, data bus, and the read/write  $(R/\overline{W})$  line during each cycle of each instruction.

The information is useful in comparing actual with expected results during debug of both software and hardware as the program is executed. The information is categorized in groups according to addressing mode and number of cycles per instruction. In general, instructions with the same addressing mode and number of cycles execute in the same manner. Exceptions are indicated in the table.

Note that during MPU reads of internal locations, the resultant value will not appear on the external data bus except in mode 0. "High order" byte refers to the most significant byte of a 16-bit value.





31

								1.1						14	i. La				Con	ditic	n∙C	ode	s
	de de	l	nm	ed	· [	Dire	ct		Inde	x	5	Extn	d	· In	here	ent	Boolean/	5	4	3	2	1.	0
Pointer Operations	MNEM	Op	~	#	Op	~	:#	0p	~	:#	Ор	~	#	Op	~	#	Arithmetic Operation	Н	T	N	z	V	c
Compare Index Register	CPX	8C	4	3	9C	5	2	AC	6	2	BC	6	3		1.1	1.1	X-M:M+1	•		1	t	1	T
Decrement Index Register	DEX	-		1.				÷.,,	ŀ					09	3	1	X−1→X	•	۰.	•	İİ	•	•
Decrement Stack Pointer	DES												·	34	3	1	SP−1→SP	•		•	•	•	
Increment Index Register	INX	171 1910 -	1	2						÷ 1			÷.,	08	3	· 1	$X+1 \rightarrow X$	•	•	•			•
Increment Stack Pointer	INS	27.		100	1						2.1			31	3	1	1 SP+1→SP	•	•	•			•
Load Index Register	LDX	CE	3	3	DE	4	2	ΈE	5	2	FE	5	.3	L.			$M \rightarrow X_{H}, (M+1) \rightarrow X_{I}$	.•	•			R	•
Load Stack Pointer	LDS	8E	3	3	9E	4	2	AE	5	2	BE	5	3				$M \rightarrow SP_{H_{i}}(M+1) \rightarrow SP_{I}$	•	6	1	P	R	•
Store Index Register	STX	•		÷., i	DF	4	2	EF	5	2	FF	5	3				$X_H \rightarrow M, X_1 \rightarrow (M+1)$	Æ.		h	1	R	•
Store Stack Pointer	STS				9F	4	2	AF	5	2	BF	5	3	· · .		1.1	$SP_H \rightarrow M, SP_1 \rightarrow (M+1)$			11	1	R	•
Index Reg - Stack Pointer	TXS	1.1				S. 1		1.						35	3	1.	X−1→SP	2	•	•	•	•	•
Stack Pntr> Index Register	TSX	100		1.		1.1					1		1	30	3	1	SP+1→X	•	•	•	•	•	•
Add	ABX					Ĩ., -					1.0			ЗA	3	1.	B+X→X		•	•	•	•	•
Push Data	PSHX													ЗC	4	1	$X_L \rightarrow M_{SP}, SP - 1 \rightarrow SP$	•	•	•	•	•	•
					18 A.		<u> </u>	ŀ	ŀ.			<u> </u>				·	$X_{H} \rightarrow M_{SP}, SP = 1 \rightarrow SP$			· ·			
Pull Data	PULX	н н.,			2.5		21 J			. • •				38	5	1	$SP+1 \rightarrow SP, M_{SP} \rightarrow X_H$ $SP+1 \rightarrow SP, M_{SP} \rightarrow X_I$	•	•		•	•	•

## TABLE 9 - INDEX REGISTER AND STACK MANIPULATION INSTRUCTIONS

## TABLE 10 - ACCUMULATOR AND MEMORY INSTRUCTIONS (Sheet 1 of 2)

							С.,			. 2				ľ	<b>.</b>			(	Con	ditic	on C	ode	\$
Accumulator and		<u></u> Ir	nme	d .	C	irec	t	1	nde	x	E	xter	id		Inhe	r -	Boolean	5	4	3	2	1	0
Memory Operations	MNEM	Op	~	#	Ор	~	#	Ор	•	#	Op		#	Op	~,	#	Expression	Ĥ	T	Ň	z	٧	С
Add Accumulators	ABA				111				$\frac{1}{2} \leq 1$				à	1B	2	1	A+B→A	1	•	1	1	1	Ŧ
Add B to X	ABX											\$}		ЗA	3	1	00:B+X → X	•		•	•	٠	•
Add with Carry	ADCA	89	2	2	99	3	2	A9	4	2	B9	4	3			1	$A + M + C \rightarrow A$	1	•	1	I	1	Ŧ
	ADCB	C9	2	2	D9	3	2	E9	4	2	F9	4	3				$B + M + C \rightarrow B$	1	•.	1	t	İ	Ì
Add	ADDA	8B.	2	2	.9B	3	2	AB	4	2	BB	4	3				$A + M \rightarrow A$	1	•	1	İ	1	İ
	ADDB	СВ	2	2	DB	3	2	EВ	4	2	FB	4	3				B+M→A	1		İ	İİ	İ	Ť
Add Double	ADDD	C3	4	3	D3	5	2	E3	6	2	F3	6	3		T	1.1	D+M:M+1→D	•	•	İ	İ	Ť	İ
And	ANDA	84	2	2	94	3	2	A4	4	2	B4	4	3	1			A•M → A	٠		İ	İİ	Ř	•
	ANDB	C4	2	2	D4	3	2	E4	4	2	F4	4	3				B•M→B	•	•	ţ	1	R	•
Shift Left, Arithmetic	ASL	d faile			7	1999 1999		68	6	2	78	6	3					•	•	1	1	Ţ	T
	ASLA		J.			2								48	2	1.		•.,	•	ţ	1	1	1
	ASLB				1	1.1		1. jel	:	÷.,	1		· ·	58	2	1	b7 b0	•	•	1	1	1	Ŧ
Shift Left Double	ASLD	Ø.,			1.1	1	1. 1.	$\gamma_{12}$	а. 14		ł.	. 1	1	05	3	1.		•	•	1	1	1	1
Shift Right, Arithmetic	ASR						10 M	67	6	2	77	6	3				<b>—</b>	•	•	1	ŧ	1	1
	ASRA		- N.	1						s.,	6.7			47	2	1	│ └→[]	•	•	1	ţ	1	1
	ASRB				14 A					· • •				57	2	1	b7 b0	•.	•	1	1	ţ	1
Bit Test	BITA	85	2	2	95	3	2	A5	4	2	B5	4	3				A•M	•	• .	1	1	R	•
	BITB	C5	2	2	D5	3	2	Е5	4	2	F5	4	3	1			B•M	.•	•	t	11	R	•
Compare Accumulators	CBA:	<u>к</u> , "	1	. s. "	4 N.		1	47						11	2	. 1.	A-B	•	•	1	1	1.	1
Clear	CLR				: •			6F	6	2	7F	6	3				00 → M	•	•	R	S	R	R
	CLRA				ger (		1.	4						4F	2	1	00 → A	•	•	R	s	R	R
	CLRB	1 A.						-			1 a 4	1.		5F	2	1	00 → B	•	• '	R	S	R.	R
Compare	CMPA	81	2	2	91	3	2	A1	4	2	B1.	4	3		<i>.</i>		A-M	•	•	Ţ	I	1	1
	CMPB	C1	2	2	D1	3	2	E1 .	4	2	F1	4	3				B-M	•	•	<b>‡</b>	1	1	1
1's Complement	COM					1		63	6	2	73	6	3				M→M	. •	•	1	İ	R	s
	ÇOMÁ		-		d.									43	2	1.	A→A		•	t	İ	R	S
	СОМВ	1												53	2	-1	B→B	•	•	t	t	R	S

ГABLE 10 –	- ACCUMULATOR	AND MEMORY	INSTRUCTIONS	(Sheet 2 of 2)

										-				ŀ					Con	ditic	on C	Cod	es
Accumulator and		Í	nme	be	<u> </u>	Direc	ct	· - 1	nde	x	Ē	xter	d ·	1	Inhe	r	Boolean	5	4	3	2	1	0
Memory Operations	MNEM	Op	~	#	Ор	~	#	Ор	~	#	Op	~	#	Op	~	#	Expression	н	1	N	Z	Ľ	<u>' C</u>
Decimal Adjust, A	DAA	i.												19	2	1	Adj binary sum to BCD	٠	٠	1	1	Цţ	1
Decrement	DEC							6A	6	2	7A	6	3	· ·			M−1 → M	•	•.	ļţ	ţ	ļţ	•
	DECA							1				÷.		4A	2	-1.	A−1→A	٠	•	1	1		•
	DECB					-							1.1	5A	2	1.	B – 1 → B	•	•	1	1		
Exclusive OR	EORA	88	2	2	98	3	2	A8	4	2	B8	4	3				A⊕ M→A	•	٠	1	Þ	R	
	EORB	C8	2	2	D8	3	2	E8	4	. 2	F8	4	3				В⊕М→В	•	•	1		R	•
Increment	INC							6C	6	2	7C	6	3	Γ			$M + 1 \longrightarrow M$	•	and a	1	1	1	•
	INCA													4C	2	1	A+1→A		-	<b>†</b>	1	1	•
	INCB					- 2					•			5C	2	1	B+1→B	5.		<b>†</b>	1	1	•
Load Accumulators	LDAA	86	2	- 2	96	3	2	A6	4	2	B6	4	3				M→A	•	٠	1	1	R	
	LDAB	C6	2	· 2	D6	3	2	E6	4	2	F6	4	3				M→B	•	٠	1	1	R	•
Load Double	LDD	CC	3	3	DC	4	2	EC	5	2	FC	5	3				$M:M+1 \rightarrow D$	•	•	1	1	R	•
Logical Shift, Left	LSL							68	6	2	78	6	3					٠		1	1	1	1
	LSLA													48	2	1		•	٠	1	1	1	<b>t</b>
	LSLB								· ·					58	2	1:		٠	•	1	1	11	1
	LSLD													05	3	2		•	٠	1	1	T	1
Shift Right, Logical	LSR				. N.			64	6	2	74	6	3		-		<b>∽</b> →	•	٠	R	1	İİ	1
	LSRA													44	2	1		÷	. •	R	İ	İİ	t
	LSRB	$\square$	-						· ·					54	2		b7 b0	•	•	R	İİ	11	t
	LSRD	$\square$	· .											04	3	1		•	•	R	İİ	ti	t
Multiply	MUL		-				2					· .	Æ.	3D	10	1	$A \times B \rightarrow D$	•	•	•	t.	1.	t t
2's Complement (Negate)	NEG				· .		-	60	6	2	70	6	2	5			$00 - M \rightarrow M$		•	t t	T	Ťt	
	NEGA	<u> </u>			· · .				-	~	,0,		Ť	40	2	1	$00 - A \rightarrow A$	•		Ť	Ť	Ħ	+
	NEGR									1990		<u>Chines</u> Aleger	<del>.</del>	50	2	1	$00 - B \rightarrow B$			1	Ħ	††	
No Operation	NOP	┢──			·			· .		7965		÷		01	2		$PC \pm 1 \rightarrow PC$	-		-	+	+:	+-
	OBAA	84	2	2	94	3	2	AA	1	2	ΒA		2		-	<u>                                     </u>	$A + M \rightarrow A$				Ŧ		+-
			2	2		3	- <u>-</u>	EA	4	2	EV	4	2								Ħ		
Push Data	DSHA	<u> </u>	<u></u>				~ <b>~</b>		-				. 5	36	2	1.				+	+•		
	рене	╞			JÅ	-		┣	<u> </u>					27	.2						+	+	+-
Rull Data		$\vdash$		-			19 <u>86</u> . N	· ·		<u> </u>		-		22	1			-			÷	+	
		<u> </u>	10			All and	<u> </u>					-		22	4				-	<u> </u>	÷	+	
Pototo Loft	FULD	<u> </u>							_		70	1		33	4		Stack D	H-	-		Ť	1	
Notate Left	DOLA		380		:	<u> </u>	<u> </u>	09	0	2	/5	0.	ڊ س	40	1	1		H	-	÷	+ +	┼	+
	ROLA		bad	<i>8</i> .					<u> </u>					49	2			F.		+	+	++	
Detete Diskt	RULB		-	÷.			81. 1			0	70			59	<u>                                     </u>	1.		•		+	+	++	++-
Rotate Right	RUM	Aldre-	· .					00	0	<u> </u>	/0	10	3					-	-		+	┼╬	
	RURA	┢──							-		•			40	2			<u> </u>	-	<u>├</u> +	++	┼┼	
	RORR	┿								·				50	2				•	+	÷	┼╬	
Subtract Accumulator	SBA	<u> </u>		_								<u> </u>		10	2	1	A-B-A	•	•		<u> </u> ∔	┼┼	
Subtract with Carry	SBCA	82	2	2	92	3	2	A2	4	2	B2	4	3		1.1		A−M−C→A	•	•	÷	<u></u> ↓ ↓	┼┼	++-
	SBCB	102	2	2	D2	-3	2.	E2	4	2	F2	4	3	<u> </u>	ļ		B−M−C→B	• .	•	+	<u></u> ↓ ↓	<u>+</u> +	++
Store Accumulators	STAA	_			97.	3	2	A/	4	2	87	4	3				A → M	•	•		+	<u> н</u>	<b></b>
	STAB.	1: -	_		D7	3	2	E7	4	2	F7	4	3	ŀ.	ľ		B → W	•	<b>!</b>	<u> </u> ‡	∔	$\frac{1}{1}$	•
	STD	<u> </u>	-		DD	4	2	ED	5	2	FD	5	3	<u> </u>	_		$D \rightarrow M:M+1$	•	•	H.	++		•
Subtract	SUBA	180	2	2	90	3	2	A0	4	2	B0	4.	3		I	·	$A - M \rightarrow A$	•	•	<u> </u> ∔	<u></u> <u></u> <u></u> <u></u> <u></u> <u></u> <u></u> <u></u> <u></u> <u></u> <u></u>	╀	
	SUBB	100	2	2	D0	3	2	E0	4	2	F0	4	3		<u> </u>	<u> </u>	B − M → B	•	•	H.	<b> </b>	╢	++
Subtract Double	SUBD	83	_4	3	93	5	2	A3	6	2	<u>B3</u>	6	3	-	<u> </u>	ļ	$D - M:M + 1 \rightarrow D$	•	•	H	Ħ	+	11.
Transfer Accumulator	TAB	<u> </u>	ŀ -	<u> </u>	<u> </u>		<u> </u>	<b> </b>	· .	<u> </u>				16	2	1	A → B	•	•	H	H.		
	TBA	1	<u> </u>	<u> -</u>			· · ·			-		· .		17	2	1	B → A	<u> •</u>	•	Ħ	Ħ	R	•
Test, Zero or Minus	TST	_	-		<b> </b>		ļ	16D	6	2	7D	6	.3,	·	<u> </u>	ļ '	M - 00	•	•	<u> </u> ↓	Ħ	R	<u>  R</u>
	TSTA		1		<u> </u>			L	<b>L</b>	_		-		4D	2	1	A-00	•	•	Η	Ħ	R	<u>R</u>
	TSTB	1					1	ŀ .						5D	2	1	B-00	•	•	1	1	R	R

The condition code register notes are listed after Table 12.



																		Co	ondit	tion	Coc	le R	eg.
		1	Dire	ct	R	elati	ive		nde	x	E	xter	nd	lr	her	ent		5	4	3	2	1	0
Operations	MNEM	Ор	.~	#	Op	~	#	Op	.~	#	Op	~	<b>`</b> #	Op	- 19	#	Branch Test	н	Ι	Ν	Z	V	С
Branch Always	BRA				20	3	2	- 1								1	None		٠	٠	٠	•	٠
Branch Never	BRN				21	3	2										None	•	•		.•	•	•
Branch If Carry Clear	BCC				24	3,	2		1			•••		· .	-		C=0	•	•	•	•	•	•
Branch If Carry Set	BCS				25	3	2							1.1	1		C = 1	•	•	•	•	• <	
Branch If = Zero	BEQ		1	1	27	3	2	÷.,	· ·		1.1						Z=1	•	•	•			
Branch If ≥Zero	BGE		1.		2C	3	2			1.1		•					N 🕀 V=0	•	•	•	•	A	
Branch If >Zero	BGT	1			2E	3:	2										$Z + (N \oplus V) = 0$	•	•			ø.	•
Branch If Higher	BHI				22	3	2	ŀ					1	1.			C+Z=0	•				•	•
Branch If Higher or Same	BHS		N.,		24	3	2			1							C=0	R.		~	•	•	•
Branch If ≤Zero	BLE				2F	3	2	1	:								$Z+(N \oplus V)=1$	•	<i>i</i>	•	•	•	•
Branch If Carry Set	BLO				25	3.	2										C=1			•	•	•	•
Branch If Lower Or Same	BLS		· ·	·	23	3	2			1				-			C+Z=1		•				-
Branch If <zero< td=""><td>BLT</td><td></td><td></td><td></td><td>2D</td><td>3</td><td>2</td><td>1</td><td></td><td></td><td></td><td></td><td></td><td>+</td><td><u> </u></td><td>1</td><td><math>N \oplus V = 1</math></td><td></td><td>•</td><td>•</td><td>•</td><td>•</td><td>•</td></zero<>	BLT				2D	3	2	1						+	<u> </u>	1	$N \oplus V = 1$		•	•	•	•	•
Branch If Minus	BMI			1.1	2B	3	2	1.		1		ŀ			+	1	N=1	•	•	•	•	•	•
Branch If Not Equal Zero	BNE	11.2		1.	26	3	2									1	Z=0	•	•	•	•	•	•
Branch If Overflow Clear	BVC			,	28	3	2.						-	1.			V=0	•	•	•	•.	•	•
Branch If Overflow Set	BVS		1	1	29	3	2				÷		1				V=1	•		•	•	•	-
Branch If Plus	BPL		1		2A	3	2							1.	1		N=0	•	•	•	.•	•	•
Branch To Subroutine	BSR			· .	8D	6	2			· · · -				1				•	•	•	•	•	•
Jump	JMP			<u> </u>				6E	3	2	7E	3	3				See Special Operations-Figure 24	•	•	•	•	•	•
Jump To Subroutine	JSR	9D	5	2.	·			AD	6	2	BD	6	3.	di la	1000		, in the second s	•	•	•	•	•	•
No Operation	NOP				· ·			-					Ģ	01	2	1		• *	•	•	•	•	
Return From Interrupt	RTI											Ø		ЗB	10	1.	· · · · · · · · · · · · · · · · · · ·	t	t	t	t	t	Ť
Return From Subroutine	RTS	1.1							1				and a	39	5	1	See Special Operations-Figure 24	•	•	•	•	•	•
Software Interrupt	SWI	1.1						·		4				3F	12	1		•	S	•	•		
Wait For Interrupt	WAI	1	l			1					100	۶.		3E	9	1	1	•	•	•	•		

#### TABLE 11 - JUMP AND BRANCH INSTRUCTIONS

## TABLE 12 - CONDITION CODE REGISTER MANIPULATION INSTRUCTIONS

	-			-			Cond	ition	Code	Reg	ister
	. <u>i</u> i	nherer	nt			5	4	3	2	1	0
Operations	MNEM	Ор	~	#	Boolean Operation	H	1	N	Ζ	V	С
Clear Carry	CLC	0C	2	1	0 → C	•	•	•	٠	•	R
Clear Interrupt Mask	CLI	0E	2	1	0-+1	• .	R	•	•	•	•
Clear Overflow	CLV	0A	2 :	1	$0 \rightarrow V$	•	•	•		R	•
Set Carry	SEC	0D	2	1	1 → C	· • •	•	•	•	•	S
Set Interrupt Mask	SEI	0F	2.	1	1→1	•	S	•	•	•	•
Set Overflow	SEV	0B	2	1	1 → V	٠	•	•	•	S	•
Accumulator A → CCR	TAP	06	2	-1	A→CCR	1	1	1	1	t	İ
CCR+ Accumulator A	TPA	07	2	1	CCR→A	•	•	•	•	•	•

## LEGEND

- Op Operation Code (Hexadecimal)
- Number of MPU Cycles
- MSP Contents of memory location pointed to by Stack Pointer
  - # Number of Program Bytes
  - + Arithmetic Plus
  - Arithmetic Minus
  - Boolean AND
  - X Arithmetic Multiply
  - + Boolean Inclusive OR
  - Boolean Exclusive OR
  - M Complement of M Transfer Into
  - 0 Bit=Zero
  - 00 Byte=Zero

## CONDITION CODE SYMBOLS

- H Half-carry from bit 3
  - I Interrupt mask
  - N Negative (sign bit)
  - Z Zero (byte)
  - V Overflow, 2's complement
  - C Carry/Borrow from MSB
  - R Reset Always
  - S Set Always
  - 1 Affected
  - Not Affected

ADDRESSING MODE Immediate Extended Inherent Relative Indexed Direct 2 ABA • • • • . 3 ABX • ۲ • • ۲ ADC 2 3 4 4 • • 4 3 4 ADD 2 . 5 6 6 • 4 • ADDD AND 2 3 4 4 • • 6 6 2 ASL • ۲ ۲ 3. ASLD ۲ ۲ ۲ • • • 6 6 2 • ASR • • 3 BCC • • • ٠ • BCS • • • • 3 BEQ • • • ۲ 3 ۲ • • 3 BGE • ۲ • • • • BGT . . 3 BHI • ٠ ۲ . • 3 • • BHS • • • 3 2 3 4 4 • BİT . BLE • • ۲ • 3 ۲ • • 3 BLO • • ۲ ۲ • BLS • ۲ ۲ 3 BLT • • ۲ • • 3 • ٠ • ۲ 3 BMI • BNE • • • • • 3 BPL • • ۲ ۲ • 3 BRA • • • • 3 0 BRN • 3 • • • • • BSR • • ۲ • 6 3 BVC • • • • • 3 BVS • • • ۲ 6 2 CBA • • • ۲ • 2 CLC • • • • ۲ • 6 ۲ 2 CLI • . • 6 CLR • • 2 2 • • • • ۲ CLV • 3 4 4 CMP 2 • • COM ۲ • 6 6 2 . 6 CPX 4 5 6 • • 2 • DAA • ۲ • DEC 6 6 2 Ô • 3 DES • • • ø 3 • • DEX • 3 4 4 • ٠ EOR • 6 6 • • INC \* 3 • • INS • •

TABLE 13 - INSTRUCTION EXECUTION TIMES IN E CYCLES

(İİ

and box box box box box box box box box box			ADD	RESSIN	IG MO	DE	÷.,
INX       •       •       •       3       3         JMP       •       5       6       6       6         LDA       2       3       4       4       •         LDA       2       3       4       4       •       •         LDA       2       3       4       5       5       •       •         LDS       3       4       5       5       •       •       •       •         LDX       3       4       5       5       •       •       •       •         LSL       •       •       6       6       2       •		Immediate	Direct	Extended	Indexed	Inherent	Relative
TAB       •       •       •       2       •         TAP       •       •       •       2       •         TBA       •       •       •       2       •         TPA       •       •       •       2       •         TST       •       6       6       2       •         TSX       •       •       •       3       •         WAI       •       •       •       9       •	INX JMP JSR LDA LDD LDS LDX LSL LSL LSL LSR MUL NEG NOP ORA PSH PSHX PUL PULX ROL ROR RTI RTS SBA SBC SEC SEC SEC SEC SEI SEV STA STD STS STX SUB SUBD SWI TAB TAP TBA TPA TST TSX TXS WAI		<ul> <li>5</li> <li>3</li> <li>4</li> <li>4</li> <li>4</li> <li>4</li> <li>3</li> <li>4</li> <li>4</li> <li>3</li> <li>3</li> <li>4</li> <li>4</li> <li>4</li> <li>3</li> <li>5</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>7</li> <li>7</li> <li>7</li> <li>8</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9</li> <li>9&lt;</li></ul>	$ \begin{array}{c}         3 \\         3 \\         6 \\         4 \\         5 \\         5 \\         5 \\         $	<ul> <li>3</li> <li>6</li> <li>4</li> <li>5</li> <li>5</li> <li>6</li> <li>6</li> <li>4</li> <li>6</li> <li>6</li> <li>4</li> <li>4</li> <li>5</li> <li>5</li> <li>4</li> <li>6</li> <li>6</li> <li>4</li> <li>4</li> <li>5</li> <li>5</li> <li>4</li> <li>6</li> <li>6</li> <li>6</li> <li>4</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>6</li> <li>7</li> </ul>	3 • • • • • • • • • • • • •	



TABLE 14 - CYCLE-BY-CYCLE OPERATION (Sheet 1 of 5)

Address Mode and Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
MMEDIATE					
ADC EOR	2	1	Opcode Address	1 1	Opcode
ADD LDA		2	Opcode Address + 1		Operand Data
AND OBA					
BIT SBC		1.1			
CMP SUB					
	2	1	Openda Address	1	Oncode
		1	Opcode Address		Operand Data (Ulinh Order Dute)
		2	Opcode Address + 1		Operand Data (High Order Byte)
		3	Opcode Address + 2		
	4		Opcode Address		Upcode
		2	Opcode Address + 1		Operand Data (High Order Byte)
ADDD	i de la composición de la comp	3	Opcode Address+2	1	Operand Data (Low Order Byte)
		4	Address Bus FFFF	1 -	Low Byte of Restart Vector
DIRECT	ant i t	ne de la com			
ADC EOR	.3	1	Opcode Address	1 :	Opcode
ADD LDA		2	Opcode Address + 1	1	Address of Operand
AND ORA		3	Address of Operand	1	Operand Data
BIT SBC					
CMP SUB			The second second second second second second second second second second second second second second second se		
STA	3.	1	Opcode Address	1	Opcøde
		2	Opcode Address + 1	1	Destination Address
		3	Destination Address	0	Data from Accumulator
	1	1	Opcode Address	1.000	Opeode
LDX		2	Opcode Address + 1	1	Address of Operand
LDD		3	Address of Operand		Operand Data (High Order Byte)
		4	Operand Address + 1	100 gr	Operand Data (Low Order Byte)
STS	4	1	Oncode Address		Opcodo
STX	7	2	Opcode Address + 1	1	Address of Operand
STD		3	Address of Operand		Register Data (High Order Ryte)
		4	Address of Operand + 1	0	Register Data (Low Order Byte)
CPX		1	Address of Operand / 1		
	5		Opcode Address		
		2	Operand Address		Address of Operand
1000		3	Operand Address   1		Operand Data (High Order Byte)
		5			Operand Data (Low Order Byte)
100		1	Address Dus IIII	<u> </u>	
Jon	5		Opcode Address		Upcode
		5	Cuberutian Address + 1		Firelevant Data
	1	3	Subroutine Address		First Subroutine Opcode
		4	Stack Pointer		Return Address (Low Order Byte)
		D D	Stack Pointer - 1		Return Address (High Order Byte)
		•		<b>4</b>	
				•	
	a de la com				
AV	1997 - 1997 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 -				
e e State e e					
Contraction of the second seco					and the second second second second second second second second second second second second second second second
e V <sup>er</sup> see de la sete					
1					

TABLE 14 -	CYCLE-BY-CYCLE	OPERATION	(Sheet 2 of 5)

Add	ress Mode and	1.1	Cycle	· · · · · · · · · · · · · · · · · · ·	R/W	
	Instructions	Cycles	#	Address Bus	Line	Data Bus
EXTEND	ED	ч	1.1.1			
JMP		3	1	Opcode Address	1	Opcode
			2	Opcode Address + 1	1	Jump Address (High Order Byte)
			-3	Opcode Address + 2	1	Jump Address (Low Order Byte)
ADC	EOR	4	1	Opcode Address	1	Opcode
ADD	LDA		2	Opcode Address + 1	1	Address of Operand
AND	ORA		3	Opcode Address + 2	· 1·	Address of Operand (Low Order Byte)
BIT	SBC		4	Address of Operand	1	Operand Data
СМР	SUB	1.1				
STA	· · · · · · · · ·	4	1	Opcode Address	1	Opcode
			2	Opcode Address + 1	1	Destination Address (High Order Byte)
			3	Opcode Address + 2	1	Destination Address (Low Order Byte)
			4	Operand Destination Address	0	Data from Accumulator
LDS ·		5	. 1	Opcode Address	1	Opcode
LDX	2		2	Opcode Address + 1	.1	Address of Operand (High Order Byte)
LDD			3	Opcode Address+2	1	Address of Operand (Low Order Byte)
			4	Address of Operand	1	Operand Data (High Order Byte)
			5	Address of Operand + 1	1	Operand Data (Low Order Byte)
STS		5	1	Opcode Address	1	Opcode
STX	and the second second		2	Opcode Address + 1	1	Address of Operand (High Order Byte)
STD			3	Opcode Address+2	1	Address of Operand (Low Order Byte)
	•		4	Address of Operand	0	Operand Data (High Order Byte)
			5	Address of Operand + 1	0	Operand Data (Low Order Byte)
ASL	LSR	6	1	Opcode Address		Opcode
ASR	NEG		2	Opcode Address + 1	30	Address of Operand (High Order Byte)
CLR 👘	ROL		3	Opcode Address + 2	1	Address of Operand (Low Order Byte)
СОМ	ROR		4	Address of Operand	1	Current Operand Data
DEC	TST*		- 5.1	Address Bus FFFF 🦽 🛷	1	Low Byte of Restart Vector
INC		-	6	Address of Operand	· 0°	New Operand Data
CPX	4	6	1	Opcode Address	1	Opcode
SUBD		11	2	Opcode Address + 1	1	Operand Address (High Order Byte)
ADDD			. 3	Opcode Address + 2	1	Operand Address (Low Order Byte)
			4	Operand Address	1	Operand Data (High Order Byte)
			- 5	Operand Address + 1	1	Operand Data (Low Order Byte)
			6	Address Bus FFFF	• 1	Low Byte of Restart Vector
JSR		6	1	Opcode Address	1 1 I	Opcode
			2	Opcode Address + 1	1	Address of Subroutine (High Order Byte)
		i 🦚	3	Opcode Address + 2		Address of Subroutine (Low Order Byte)
· · ·			4	Subroutine Starting Address	1	Opcode of Next Instruction
		$)$	5.	Stack Pointer	0	Return Address (Low Order Byte)
	all a		6	Stack Pointer – 1	0	Return Address (High Order Byte)

\*TST does not perform the write cycle during the sixth cycle. The sixth cycle is another address bus = \$FFFF.





ARCHI

Instructions ( INDEXED JMP	Cycles	#			
INDEXED JMP			Address Bus	Line	Data Bus
JMP					
	3	1	Opcode Address	1	Opcode
		2	Opcode Address + 1	1	Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
ADC EOR	4	1 -	Opcode Address	1	Opcode
ADD LDA	1997 - 19	2	Opcode Address + 1	. 1	Offset
AND ORA	1.1	3	Address Bus FFFF	1	Low Byte of Restart Vector
BIT SBC		4	Index Register Plus Offset	1	Operand Data
CMP SUB	1.				
STA	4	1	Opcode Address	1	Opcode
	1.1.1	2	Opcode Address + 1	1	Offset
	- A	3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register Plus Offset	0	Operand Data
LDS	5	1	Opcode Address	1	Opcode
LDX		2	Opcode Address + 1	1	Offset
LDD		.3	Address Bus FFFF	1	Low Byte of Bestart Vector
		4	Index Register Plus Offset	1	Operand Data (High Order Byte)
	(1, +)	5	Index Register Plus Offset + 1	1	Operand Data (Low Order Byte)
STS	5	1	Opcode Address	1	Opcode
STX		2	Opcode Address + 1	1	Offset
STD		3	Address Bus FFFF		Low Byte of Restart Vector
		4	Index Register Plus Offset	ò	Operand Data (High Order Buto)
		5	Index Register Plus Offset + 1	ő	Operand Data (Low Order Byte)
ASL LSB	6	1	Oncode Address	1	Opendo
ASR NEG		2	Opcode Address + 1	1 and a second	Offsat
CLR ROL	- N - 1	3	Address Bus FFFF		Low Byte of Restart Vector
COM ROR		4	Index Register Plus Offset	1	Current Operand Data
DEC TST*		5	Address Bus FFFF	▶ 1	Low Byte of Bestart Vector
INC		6	Index Register Plus Offset 🧳	0	New Operand Data
СРХ	6	1	Opcode Address	1	Opcode
SUBD		2	Opcode Address + 1	1	Offset
ADDD		3.	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register + Offset	1	Operand Data (High Order Byte)
		5	Index Register + Offset + 1	1	Operand Data (Low Order Byte)
		6	Address Bus FFFF		Low Byte of Restart Vector
JSR	6	1	Opcode Address	1	Oncode
	· -	2	Opcode Address + 1	1	Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register + Offset	1	First Subroutine Opcode
	. "A	6	Stack Pointer	0	Return Address (Low Order Byte)
		6	Stack Pointer – 1	0	Return Address (High Order Byte)

## TABLE 14 - CYCLE-BY-CYCLE OPERATION (Sheet 3 of 5)

\*TST does not perform the write cycle during the sixth cycle. The sixth cycle is another address bus=\$FFFF.

## TABLE 14 - CYCLE-BY-CYCLE OPERATION (Sheet 4 of 5)

Addre Ins	ess Mode a structions	nd	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
NHEREN	Т	1.		· · ·			
ABA	DAA	SEC	2	1	Opcode Address	1	Opcode
ASL	DEC	SEL	1.4	2	Opcode Address + 1	1.	Opcode of Next Instruction
ASR	INC	SEV					
CBA	LSR	TAB	$\sum_{i=1}^{n}   f_i   \leq 1$				
CLC "	NEG	TAP		1999			
CLI	NOP	TBA					
CLR	ROL	TPA	· · · · ·				
CLV	ROR	TST					
СОМ	SBA	1.0					
ABX			3	1	Opcode Address	1	Opcode
			-	2	Opcode Address + 1		Irrelevant Data
				- 3	Address Bus FFFF		Low Byte of Restart Vector
ASLD			3	1	Opcode Address	1	Opcode
LSRD			1	2	Opcode Address + 1	1	Irrelevant Data
				3	Address Bus FFFF	1	Low Byte of Restart Vector
DES			- 3	1	Opcode Address	1	Opcode
INS			5	2	Opcode Address + 1	1	Opcode of Next Instruction
				3	Previous Stack Pointer Contents	1	Irrelevant Data
INX			3	1	Opcode Address	1	Opcode
DEX				2	Opcode Address+1	1	Opcode of Next Instruction
				3.	Address Bus FFFF	1	Low Byte of Restart Vector
PSHA			3	1	Opcode Address	1	Opcode
PSHB				2	Općode Address + 1	1	Opcode of Next Instruction
				3	Stack Pointer	0	Accumulator Data
TSX			3	1	Opcode Address	1	Opcode
				2	Opcode Address+1	1	Opcode of Next Instruction
			-	3	Stack Pointer	1	Irrelevant Data
TXS			3		Opcode Address	1	Opcode
1110			Ŭ	2	Opcode Address+1	1	Opcode of Next Instruction
				3	Address Bus FFFF	1	Low Byte of Restart Vector
			4	1	Oncode Address	1	Opcode
PULR				2	Opcode Address + 1	1	Opcode of Next Instruction
				3	Stack Pointer	1	Irrelevant Data
		- 10 - 10		4	Stack Pointer + 1	1	Operand Data from Stack
PSHX			4	1	Oncode Address	1	Opcode
				2	Opcode Address + 1	1	Irrelevant Data
				3	Stack Pointer	0	Index Register (Low Order Byte)
				4	Stack Pointer – 1	0	Index Register (High Order Byte)
PULX		. //	5	1	Oncode Address	1	Opcode
		. "K		2	Opcode Address + 1	1	Irrelevant Data
		N 9		3	Stack Pointer	. 1	Irrelevant Data
		Contraction of the second	~	4	Stack Pointer + 1	1	Index Register (High Order Byte)
	·			5	Stack Pointer+2	- 1	Index Register (Low Order Byte)
BTS		÷	5	1	Opcode Address	1	Opcode
	C *			2	Opcode Address + 1	1	Irrelevant Data
and the			ĺ	3	Stack Pointer	1	Irrelevant Data
			1 A.	4	Stack Pointer+1		Address of Next Instruction (High Order Byte)
CS-			. ·	5	Stack Pointer+2	1	Address of Next Instruction (Low Order Byte)
WAI			9	1	Opcode Address	1	Opcode
				2	Opcode Address + 1	1	Opcode of Next Instruction
				3	Stack Pointer	0	Return Address (Low Order Byte)
		•	ŀ .	4	Stack Pointer-1	0	Return Address (High Order Byte)
			1	5	Stack Pointer-2	0	Index Register (Low Order Byte)
			·	6	Stack Pointer-3	0	Index Register (High Order Byte)
			•	7	Stack Pointer-4	Q	Contents of Accumulator A
			1 · ·	8	Stack Pointer-5	0	Contents of Accumulator B
			1	9	Stack Pointer-6	0	Contents of Condition Code Register



HERENT       Image: State Procession of the state of the	Address Mode and Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
MUL     10     1     Opcode Address     1     Opcode Intrelevant Data Intrelevant Data Address Bus FFFF     1     Low Byte of Restart Vector       4     Address Bus FFFF     1     Low Byte of Restart Vector     Low Byte of Restart Vector       7     Address Bus FFFF     1     Low Byte of Restart Vector     Low Byte of Restart Vector       7     Address Bus FFFF     1     Low Byte of Restart Vector     Low Byte of Restart Vector       8     Address Bus FFFF     1     Low Byte of Restart Vector     Low Byte of Restart Vector       10     Address Bus FFFF     1     Low Byte of Restart Vector     Low Byte of Restart Vector       11     10     1     Opcode Address     1     Irrelevant Data       11     10     1     Opcode Address     1     Irrelevant Data       11     10     1     Opcode Address     1     Irrelevant Data       11     11     10     1     Opcode Address     1     Contents of Accumulator B from Stack       10     2     Opcode Address     1     Irrelevant Data     Irrelevant Data       11     10     1     Opcode Address     1     Index Register from Stack (High Order Byte)       10     Stack Pointer + 3     1     Index Register from Stack (High Order Byte)       10 <td>IHERENT</td> <td></td> <td>·</td> <td></td> <td></td> <td></td>	IHERENT		·			
2         2         Opcode Address 1         1         Irrelevant Data           3         Address Bus FFFF         1         Low Byte of Restart Vector           4         Address Bus FFFF         1         Low Byte of Restart Vector           5         Address Bus FFFF         1         Low Byte of Restart Vector           6         Address Bus FFFF         1         Low Byte of Restart Vector           7         Address Bus FFFF         1         Low Byte of Restart Vector           10         1         Opcode Address         1         Opcode Address           11         Urelevant Data         Irrelevant Data         Contents of Accumulator Bytes           11         10         1         Opcode Address         1         Opcode Address           12         Opcode Address         1         Opcode Address         1         Contents of Accumulator Bytes           11         11         Stack Pointer +1         1         Contents of Accumulator Bytes         Stack Pointer +2           12         0pcode Address         1         Opcode Address         1         Index Register from Stack (High Order Byte)           13         Stack Pointer +5         1         Index Register from Stack (High Order Byte)           14	MUL	10	. 1	Opcode Address	1	Oncode
3     Address Bus FFFF     1     Low Byte of Restart Vector       4     Address Bus FFFF     1     Low Byte of Restart Vector       6     Address Bus FFFF     1     Low Byte of Restart Vector       7     Address Bus FFFF     1     Low Byte of Restart Vector       7     Address Bus FFFF     1     Low Byte of Restart Vector       8     Address Bus FFFF     1     Low Byte of Restart Vector       9     Address Bus FFFF     1     Low Byte of Restart Vector       10     Address Bus FFFF     1     Low Byte of Restart Vector       11     10     1     Opcode Address     1       11     10     1     Opcode Address     1       11     10     1     Opcode Address     1       12     Opcode Address     1     Index Register from Stack       13     Stack Pointer + 3     1     Contents of Accumulator A from Stack       14     5     Stack Pointer + 6     1     Index Register from Stack (Low Order Byte)       15     Stack Pointer + 6     1     Index Register from Stack (Low Order Byte)       10     Stack Pointer - 1     0     Pode Address from Stack (Low Order Byte)       11     10     Opcode Address + 1     1     Irrelevant Data       12     Op			2	Opcode Address + 1	1.1	Irrelevant Data
4     Address Bus FFFF     1     Low Byte of Restart Vector       5     Address Bus FFFF     1     Low Byte of Restart Vector       7     Address Bus FFFF     1     Low Byte of Restart Vector       7     Address Bus FFFF     1     Low Byte of Restart Vector       8     Address Bus FFFF     1     Low Byte of Restart Vector       10     Address Bus FFFF     1     Low Byte of Restart Vector       10     Address Bus FFFF     1     Low Byte of Restart Vector       11     Address Bus FFFF     1     Low Byte of Restart Vector       11     Address Bus FFFF     1     Low Byte of Restart Vector       11     Address Bus FFFF     1     Low Byte of Restart Vector       11     Address Aus Printer     1     Low Byte of Restart Vector       12     Opcode Address 1     1     Index Register Form Stack       13     Stack Pointer + 3     1     Contents of Accumulator B from Stack       14     Stack Pointer + 5     1     Index Register from Stack (Low Order Byte)       15     Stack Pointer + 7     1     Next Instruction Address from Stack (Low Order Byte)       16     Stack Pointer - 1     1     Index Register from Stack (Low Order Byte)       17     Stack Pointer - 2     0     1     Index Register (Low Order B			3	Address Bus FFFF		Low Byte of Bestart Vector
Stack Pointer + 3     1     Low Byte of Restart Vector       11     10     Address Bus FFFF     1       11     10     Address Bus FFFF     1       11     10     Opcode Address     1       11     10     Opcode Address     1       11     10     Opcode Address     1       11     10     Opcode Address     1       12     Opcode Address     1     Opcode       13     Stack Pointer + 1     1     Irrelevant Data       14     Stack Pointer + 2     1     Contents of Accumulator & from Stack       15     Stack Pointer + 3     1     Index Register from Stack (High Order Byte)       10     Stack Pointer + 5     1     Index Register from Stack (Low Order Byte)       10     Stack Pointer + 7     1     Next Instruction Address from Stack (Low Order Byte)       11     12     1     Opcode Address     1       11     Opcode Address     1     Index Register from Stack (Low Order Byte)       11     12     1     Opcode Address     1       11     Index Register Iting Order Byte)     1     1       12     1     Opcode Address     1     Index Register Iting Order Byte)       11     12     1     Opcode Address <td></td> <td>ľ</td> <td>4</td> <td>Address Bus FFFF</td> <td></td> <td>Low Byte of Restart Vector</td>		ľ	4	Address Bus FFFF		Low Byte of Restart Vector
6     Address Bus FFFF     1     Low Byte of Restart Vector       1     Low Byte of Restart Vector     Low Byte of Restart Vector       1     Low Byte of Restart Vector     Low Byte of Restart Vector       1     Address Bus FFFF     1     Low Byte of Restart Vector       10     Address Bus FFFF     1     Low Byte of Restart Vector       10     Address Bus FFFF     1     Low Byte of Restart Vector       11     Irrelevant Data     1     Irrelevant Data       12     Opcode Address 1     1     Irrelevant Data       13     Stack Pointer + 1     1     Contents of Accumulator A from Stack       14     Stack Pointer + 2     1     Contents of Accumulator A from Stack       15     Stack Pointer + 3     1     Index Register from Stack (High Order Byte)       16     Stack Pointer + 5     1     Index Register from Stack (Low Order Byte)       10     Stack Pointer + 7     1     Next Instruction Address from Stack (Low Order Byte)       10     Stack Pointer - 1     1     Irrelevant Data       11     Index Register Irom Stack (High Order Byte)     1       11     Stack Pointer - 2     0     0       12     Opcode Address     1     0       13     Stack Pointer - 3     0     Index Register Irligh			5	Address Bus FFFF		Low Byte of Restart Vector
7     Address Bus FFFF     1     Low Byte of Restart Vector       Address Bus FFFF     1     Low Byte of Restart Vector       10     Address Bus FFFF     1     Low Byte of Restart Vector       11     10     1     Opcode Address     1     Opcode       2     Opcode Address + 1     1     Irrelevant Data     Irrelevant Data       3     Steck Pointer + 1     1     Contents of Accumulator & from Stack       5     Stack Pointer + 2     1     Contents of Accumulator & from Stack       6     Stack Pointer + 3     1     Contents of Accumulator & from Stack       7     Stack Pointer + 4     1     Index Register from Stack (High Order Byte)       9     Stack Pointer + 5     1     Index Register from Stack (Low Order Byte)       9     Stack Pointer + 6     1     Next Instruction Address (Low Order Byte)       10     Stack Pointer + 7     1     Next Instruction Address (Low Order Byte)       11     12     1     Opcode Address + 1     1       12     1     Opcode Address + 1     1     Index Register (Norder Byte)       13     Stack Pointer - 1     0     Fletum Address (High Order Byte)       14     Stack Pointer - 3     0     Index Register (Norder Byte)       15     Stack Pointer - 4 <td< td=""><td></td><td></td><td>6</td><td>Address Bus FFFF</td><td></td><td>Low Byte of Restart Vector</td></td<>			6	Address Bus FFFF		Low Byte of Restart Vector
8     Address Bus FFFF     1     Low Byte of Restart Vector       10     Address Bus FFFF     1     Low Byte of Restart Vector       11     10     1     Opcode Address 1     1       11     10     1     Opcode Address 1     1       11     10     1     Opcode Address 1     1       12     Opcode Address 1     1     1       13     Stack Pointer +1     1     1       14     Stack Pointer +1     1     1       15     Stack Pointer +2     1     Contents of Accumulator B from Stack       15     Stack Pointer +3     1     Index Register from Stack (High Order Bytel)       16     Stack Pointer +4     1     Index Register from Stack (High Order Bytel)       17     Stack Pointer +5     1     Index Register from Stack (Low Order Bytel)       18     Stack Pointer +7     1     Next Instruction Address from Stack (Low Order Bytel)       10     Stack Pointer -1     1     Jreeleyster from Stack (Low Order Bytel)       11     Stack Pointer -1     1     Index Register from Stack (Low Order Bytel)       12     10     Opcode Address 1     1     Jreeleyster flow Order Bytel)       13     Stack Pointer -1     1     Jreeleyster flow Order Bytel)       14     S			7 :	Address Bus FFFF		Low Byte of Restart Vector
3     Address Bus FFFF     1     Low Byte of Restart Vector       10     Address Bus FFFF     1     Low Byte of Restart Vector       11     10     1     Opcode Address + 1     1       11     10     2     Opcode Address + 1     1       11     11     10     1     Opcode Address + 1     1       11     11     11     11     11     Irrelevant Data       11     11     11     11     11     11       11     11     11     11     11     11       11     11     11     11     11     11       11     11     11     11     11     11       11     11     11     11     11     11       11     11     11     11     11     11       11     11     11     11     11     11       11     11     11     11     11     11       11     11     11     11     11     11       11     11     11     11     11     11       11     11     11     11     11     11       11     11     11     11     11     11 <td< td=""><td>and the second second second second second second second second second second second second second second second</td><td></td><td>8 :</td><td>Address Bus FFFF</td><td></td><td>Low Byte of Restart Vector</td></td<>	and the second second second second second second second second second second second second second second second		8 :	Address Bus FFFF		Low Byte of Restart Vector
ID     Address Bus FFFF     IL Construction       III     10     Address Bus FFFF     1       III     10     10     Opcode Address + 1       III     10     2     Opcode Address + 1       IIII     10     2     Opcode Address + 1       IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII			9	Address Bus FFFF		Low Byte of Restart Vector
TI       10       1       Opcode Address       1       Opcode         3       Stack Pointer + 1       1       Irrelevant Data       Irrelevant Data         4       Stack Pointer + 1       1       Irrelevant Data       Irrelevant Data         5       Stack Pointer + 2       1       Contents of Accumulator & from Stack         6       Stack Pointer + 3       1       Contents of Accumulator & from Stack         7       Stack Pointer + 6       1       Index Register from Stack (Link Order Byte)         9       Stack Pointer + 6       1       Index Register from Stack (Low Order Byte)         10       Stack Pointer + 7       1       Next Instruction Address from Stack (Low Order Byte)         11       Opcode Address + 1       1       Irrelevant Data         12       11       Opcode Address + 1       1         13       Stack Pointer - 1       0       Return Address (Low Order Byte)         14       Stack Pointer - 2       0       Index Register (Link Order Byte)         15       Stack Pointer - 5       0       Contents of Accumulator A         16       Stack Pointer - 5       0       Contents of Accumulator A         17       Stack Pointer - 7       0       Index Register (Link Order Byte)			10	Address Bus FFFF		Low Byte of Restart Vector
10     10     1     Opcode Address     1     Intelevant Data       2     Opcode Address + 1     1     Intelevant Data     Intelevant Data       4     Stack Pointer + 1     1     Contents of Accumulator B from Stack       5     Stack Pointer + 3     1     Intelevant Data       7     Stack Pointer + 3     1     Contents of Accumulator B from Stack       8     Stack Pointer + 3     1     Index Register from Stack (Low Order Byte)       9     Stack Pointer + 5     1     Index Register from Stack (Low Order Byte)       10     Stack Pointer + 7     1     Next Instruction Address from Stack (Low Order Byte)       10     Stack Pointer + 7     1     Next Instruction Address from Stack (Low Order Byte)       10     Stack Pointer - 7     1     Next Instruction Address (Low Order Byte)       11     Intelevant Data     1     Index Register (Cow Order Byte)       12     1     Opcode Address + 1     1     1       13     Stack Pointer - 2     0     Index Register (Cow Order Byte)       14     Stack Pointer - 3     0     Index Register (Cow Order Byte)       15     Stack Pointer - 3     0     Index Register (High Order Byte)       14     Stack Pointer - 7     0     Index Register (High Order Byte)       15<	- ?ТI	10	1	Opende Address		
3     Stack Pointer     1     Infelevant Data       4     Stack Pointer + 1     1     Infelevant Data       5     Stack Pointer + 2     1     Contents of Condition Code Register from Stack       6     Stack Pointer + 3     1     Contents of Accumulator & from Stack       7     Stack Pointer + 4     1     Index Register from Stack (High Order Byte)       8     Stack Pointer + 5     1     Index Register from Stack (High Order Byte)       9     Stack Pointer + 7     1     Next Instruction Address from Stack (Low Order Byte)       10     Stack Pointer + 7     1     Next Instruction Address from Stack (Low Order Byte)       11     12     1     Opcode Address + 1     1       12     0pcode Address + 1     1     1     Irrelevant Data       14     Stack Pointer - 1     0     Return Address (High Order Byte)       14     Stack Pointer - 2     0     Index Register (Low Order Byte)       15     Stack Pointer - 3     0     Index Register (High Order Byte)       16     Stack Pointer - 4     0     Contents of Accumulator A       17     Stack Pointer - 5     0     Contents of Accumulator A       18     Stack Pointer - 7     1     Index Register (High Order Byte)       17     Stack Pointer - 7     1			2	Opcode Address		Upcode
3     Stack Pointer + 1     1     Contents of Condition Code Register from Stack       4     Stack Pointer + 2     1     Contents of Accumulator B from Stack       5     Stack Pointer + 3     1     Contents of Accumulator A from Stack       7     Stack Pointer + 4     1     Index Register from Stack (Low Order Byte)       9     Stack Pointer + 5     1     Index Register from Stack (Low Order Byte)       10     Stack Pointer + 7     1     Next Instruction Address from Stack (Ligh Order Byte)       11     2     Opcode Address + 1     1     Index Register from Stack (Low Order Byte)       11     1     Opcode Address + 1     1     Index Register (Low Order Byte)       12     1     Opcode Address + 1     1     Index Register (Low Order Byte)       13     Stack Pointer - 1     0     Return Address (Low Order Byte)       14     Stack Pointer - 2     0     Index Register (Low Order Byte)       15     Stack Pointer - 5     0     Index Register (Low Order Byte)       16     Stack Pointer - 5     0     Index Register (Low Order Byte)       17     Vector Address FFEA (Hex)     1     Address of Subroutine (Low Order Byte)       14     Stack Pointer - 5     0     Contents of Accumulator B       12     Vector Address FFEB (Hex)     1     <			2	Opcode Address + 1		Irrelevant Data
Stack Pointer + 1       1       Contents of Accumulator Register from Stack         5       Stack Pointer + 2       1       Contents of Accumulator A from Stack         7       Stack Pointer + 4       1       Index Register from Stack (High Order Byte)         8       Stack Pointer + 5       1       Index Register from Stack (High Order Byte)         9       Stack Pointer + 6       1       Index Register from Stack (High Order Byte)         10       Stack Pointer + 7       1       Index Register from Stack (Low Order Byte)         11       12       1       Opcode Address       1       Opcode         12       12       Opcode Address +1       1       Irrelevant Data         3       Stack Pointer -1       0       Return Address (Low Order Byte)         4       Stack Pointer -2       0       Index Register (Low Order Byte)         6       Stack Pointer -3       0       Index Register (Low Order Byte)         7       Stack Pointer -4       0       Contents of Accumulator B         6       Stack Pointer -5       0       Contents of Accumulator B         7       Stack Pointer -6       0       Contents of Accumulator B         9       Stack Pointer -6       0       Contents of Accumulator B		- N.	3	Stack Pointer		Irrelevant Data
Stack Pointer + 2       1       Contents of Accumulator B from Stack         6       Stack Pointer + 3       1       Contents of Accumulator A from Stack         7       Stack Pointer + 4       1       Index Register from Stack (High Order Byte)         9       Stack Pointer + 6       1       Index Register from Stack (High Order Byte)         9       Stack Pointer + 6       1       Next Instruction Address from Stack (High Order Byte)         10       Stack Pointer + 7       1       Next Instruction Address from Stack (Liow Order Byte)         11       12       1       Opcode Address + 1       1         13       Stack Pointer - 1       0       Return Address (High Order Byte)         4       Stack Pointer - 2       0       Index Register (Low Order Byte)         4       Stack Pointer - 3       0       Return Address (High Order Byte)         5       Stack Pointer - 4       0       Contents of Accumulator A         6       Stack Pointer - 5       0       Contents of Accumulator A         7       Stack Pointer - 5       0       Contents of Accumulator A         6       Stack Pointer - 5       0       Contents of Accumulator A         7       Stack Pointer - 5       0       Contents of Accumulator A	1		4	Stack Pointer + 1		Contents of Condition Code Register from Stack
index     index			5	Stack Pointer+2		Contents of Accumulator B from Stack
1     Stack Pointer + 5     1     Index Register from Stack (High Order Byte)       9     Stack Pointer + 6     1     Next Instruction Address from Stack (High Order Byte)       10     Stack Pointer + 7     1     Next Instruction Address from Stack (High Order Byte)       11     12     1     Opcode Address     1       12     12     Opcode Address     1     Opcode Address       13     Stack Pointer -1     0     Return Address (Low Order Byte)       14     3     Stack Pointer -1     0       15     Stack Pointer -1     0     Return Address (High Order Byte)       16     Stack Pointer -2     0     Index Register (High Order Byte)       16     Stack Pointer -3     0     Index Register (High Order Byte)       17     Stack Pointer -5     0     Contents of Accumulator A       10     Stack Pointer -7     1     Irrelevant Data       11     Vector Address FFFA (Hex)     1     Address of Subroutine (High Order Byte)       12     Vector Address FFFA (Hex)     1     Address of Subroutine (Low Order Byte)       12     Vector Address FFFA (Hex)     1     Address of Subroutine (Low Order Byte)       12     Vector Address FFFA (Hex)     1     Address of Subroutine (Low Order Byte)       12     Vector Address FFFA (He				Stack Pointer + 3		Contents of Accumulator A from Stack
a     Stack Pointer + 6     1     Index Register from Stack (Low Order Byte)       Stack Pointer + 7     1     Next Instruction Address from Stack (Liow Order Byte)       SWI     12     1     Opcode Address     1       2     Opcode Address + 1     1     Irrelevant Data       3     Stack Pointer - 1     0     Return Address (Low Order Byte)       4     Stack Pointer - 2     0     Index Register (Liow Order Byte)       5     Stack Pointer - 2     0     Index Register (Liow Order Byte)       6     Stack Pointer - 2     0     Index Register (Liow Order Byte)       6     Stack Pointer - 4     0     Index Register (Liow Order Byte)       7     Stack Pointer - 6     0     Index Register (Liow Order Byte)       8     Stack Pointer - 7     0     Index Register (Liow Order Byte)       9     Stack Pointer - 7     1     Irrelevant Data       11     Vector Address FFFA (Hex)     1     Address of Subroutine (High Order Byte)       12     Vector Address FFFA (Hex)     1     Address of Subroutine (Low Order Byte)       12     Vector Address FFFA (Hex)     1     Address of Subroutine (Low Order Byte)       CC     BHT BNE BLO     3     1     Opcode Address + 1       11     Vector Address FFFA     1     Branc				Stack Pointer+4		Index Register from Stack (High Order Byte)
3     Stack Pointer + 0     1     Next Instruction Address from Stack (High Order Byte)       3WI     12     1     Opcode Address     1     Opcode       3WI     12     1     Opcode Address     1     Opcode       3     Stack Pointer     0     Return Address (Low Order Byte)       4     Stack Pointer -1     0     Return Address (High Order Byte)       5     Stack Pointer -2     0     Index Register (Low Order Byte)       6     Stack Pointer -3     0     Index Register (Low Order Byte)       7     Stack Pointer -4     0     Contents of Accumulator A       8     Stack Pointer -5     0     Contents of Accumulator B       9     Stack Pointer -6     0     Contents of Accumulator B       10     Stack Pointer -6     0     Contents of Accumulator B       9     Stack Pointer -6     0     Contents of Subroutine (High Order Byte)       11     Vector Address FFEB (Hex)     1     Address of Subroutine (High Order Byte)       12     Vector Address FFEB (Hex)     1     Address of Subroutine (High Order Byte)       12     Vector Address FFEB (Hex)     1     Address of Subroutine (High Order Byte)       12     Vector Address FFFB (Hex)     1     Dopcode       12     Vector Address FFFF     1			8	Stack Pointer + 5		Index Register from Stack (Low Order Byte)
Image: Second state     Image: Second state     Image: Second state     Image: Second state     Image: Second state       Image: Second state     1     0     0     0     0     0       Image: Second state     1     1     0     0     0     0       Image: Second state     1     1     0     0     0     0     0       Image: Second state     1     1     1     1     1     1     1       Image: Second state     1     1     1     1     1     1     1       Image: Second state     1     1     1     1     1     1     1     1       Image: Second state     1     1     1     1     1     1     1     1       Image: Second state     1     1     1     1     1     1     1     1       Image: Second state     1     1     1     1     1     1     1     1       Image: Second state     1     1     1     1     1     1     1       Image: Second state     1     1     1     1     1     1     1       Image: Second state     1     1     1     1     1     1     1 <td></td> <td></td> <td>10</td> <td>Stack Pointer+6</td> <td></td> <td>Next Instruction Address from Stack (High Order Byte)</td>			10	Stack Pointer+6		Next Instruction Address from Stack (High Order Byte)
12       1       Opcode Address       1       Opcode         2       Opcode Address +1       1       Irrelevant Data         3       Stack Pointer -1       0       Return Address (Low Order Byte)         4       Stack Pointer -2       0       Index Register (Low Order Byte)         5       Stack Pointer -3       0       Index Register (Low Order Byte)         6       Stack Pointer -4       0       Index Register (Low Order Byte)         7       Stack Pointer -5       0       Contents of Accumulator A         9       Stack Pointer -6       0       Contents of Accumulator A         9       Stack Pointer -7       1       Irrelevant Data         10       Stack Pointer -7       1       Irrelevant Data         11       Vector Address FFEA (Hex)       1       Address of Subroutine (High Order Byte)         12       Vector Address FFEB (Hex)       1       Address of Subroutine (Low Order Byte)         2LATIVE       3       1       Opcode Address       1         12       Vector Address FFEB (Hex)       1       Address of Subroutine (Low Order Byte)         3       3       1       Opcode Address       1         4       3       Address Bus FFFF       1			10	Stack Pointer + 7	1	Next Instruction Address from Stack (Low Order Byte)
2       Opcode Address +1       1       Irrelevant Data         3       Stack Pointer       0       Return Address (Low Order Byte)         4       Stack Pointer -1       0       Return Address (High Order Byte)         5       Stack Pointer -2       0       Index Register (Low Order Byte)         6       Stack Pointer -3       0       Index Register (Low Order Byte)         7       Stack Pointer -4       0       Contents of Accumulator A         8       Stack Pointer -6       0       Contents of Accumulator B         9       Stack Pointer -7       1       Irrelevant Data         11       Vector Address FFFA (Hex)       1       Address of Subroutine (High Order Byte)         12       Vector Address FFFA (Hex)       1       Address of Subroutine (Low Order Byte)         12       Vector Address FFFF       1       Address of Subroutine (Low Order Byte)         14       Stack Pointer -1       1       Dpcode         15       Stack Address FFFF       1       Dpcode         16       Stack Pointer -7       1       Address of Subroutine (Low Order Byte)         12       Vector Address FFFA (Hex)       1       Address of Subroutine (Low Order Byte)         12       Opcode Address 1       1 <td>SVVI</td> <td>12</td> <td>1</td> <td>Opcode Address</td> <td>1</td> <td>Opcode</td>	SVVI	12	1	Opcode Address	1	Opcode
3     Stack Pointer     0     Return Address (Low Order Byte)       4     Stack Pointer - 1     0     Return Address (High Order Byte)       5     Stack Pointer - 2     0     Index Register (Low Order Byte)       6     Stack Pointer - 3     0     Index Register (Low Order Byte)       7     Stack Pointer - 4     0     Contents of Accumulator A       9     Stack Pointer - 6     0     Contents of Accumulator B       9     Stack Pointer - 7     1     Irrelevant Data       10     Stack Pointer - 7     1     Irrelevant Data       11     Vector Address FFFA (Hex)     1     Address of Subroutine (High Order Byte)       12     Vector Address FFFB (Hex)     1     Address of Subroutine (Low Order Byte)       12     Vector Address FFFB (Hex)     1     Address of Subroutine (Low Order Byte)       12     Vector Address FFFB (Hex)     1     Address of Subroutine (Low Order Byte)       12     Opcode Address + 1     1     Branch Offset       13     Address Buss FFFF     1     Low Byte of Restart Vector       13     Address Buss FFFF     1     Low Byte of Restart Vector       14     Subroutine Starting Address     1     Opcode       15     Stack Pointer - 1     0     Return Address (Low Order Byte) <td></td> <td></td> <td>2</td> <td>Opcode Address + 1</td> <td>  1 </td> <td>Irrelevant Data</td>			2	Opcode Address + 1	1	Irrelevant Data
4       Stack Pointer – 1       0       Return Address (High Order Byte)         5       Stack Pointer – 2       0       Index Register (Low Order Byte)         6       Stack Pointer – 3       0       Index Register (Low Order Byte)         7       Stack Pointer – 4       0       Contents of Accumulator A         8       Stack Pointer – 6       0       Contents of Accumulator A         9       Stack Pointer – 7       1       Irrelevant Data         11       Vector Address FFFA (Hex)       1       Address of Subroutine (High Order Byte)         12       Vector Address FFFB (Hex)       1       Address of Subroutine (Low Order Byte)         12       Vector Address FFFB (Hex)       1       Address of Subroutine (Low Order Byte)         24       3       1       Opcode Address 1       1         12       Vector Address FFFF       1       Branch Offset         EQ       BLS       BRA BRN       3       2       Opcode Address 1       1         GT       BMI       BVS       1       Opcode Address 1       1       Branch Offset         SR       6       1       Opcode Address 1       1       Branch Offset         3       Address Bus FFFF       1       Low Byte of			3	Stack Pointer	0	Return Address (Low Order Byte)
5       Stack Pointer - 2       0       Index Register (Low Order Byte)         6       Stack Pointer - 3       0       Index Register (Low Order Byte)         7       Stack Pointer - 4       0       Contents of Accumulator A         8       Stack Pointer - 5       0       Contents of Accumulator A         9       Stack Pointer - 6       0       Contents of Condition Code Register         10       Stack Pointer - 7       1       Irrelevant Data         11       Vector Address FFFA (Hex)       1       Address of Subroutine (High Order Byte)         24ATIVE       12       Vector Address FFFB (Hex)       1       Address of Subroutine (Low Order Byte)         32ATIVE       12       Opcode Address       1       Opcode         CCS       BLE       BPL       BHS       2       Opcode Address + 1       1         12       Opcode Address + 1       1       Branch Offset       Low Byte of Restart Vector         GE       BLT       BVC       1       Address Bus FFFF       1       Branch Offset         13       Address Bus FFFF       1       Dpcode       Branch Offset       Low Byte of Restart Vector         SR       6       1       Opcode Address + 1       1       Low Byte of Res			4.	Stack Pointer – 1	0	Return Address (High Order Byte)
6       Stack Pointer -3       0       Index Register (High Order Byte)         7       Stack Pointer -4       0       Contents of Accumulator A         8       Stack Pointer -6       0       Contents of Accumulator A         9       Stack Pointer -6       0       Contents of Condition Code Register         10       Stack Pointer -7       1       Irrelevant Data         11       Vector Address FFFA (Hex)       1       Address of Subroutine (High Order Byte)         12       Vector Address FFFB (Hex)       1       Address of Subroutine (Low Order Byte)         3LATIVE       12       Vector Address       1       Opcode         CC BHT BNE BLO       3       1       Opcode Address       1       Branch Offset         IEQ BLS BRA BRN       3       2       Opcode Address + 1       1       Low Byte of Restart Vector         GE BLT BVC       9       Opcode Address + 1       1       Decode       Branch Offset         SR       6       1       Opcode Address + 1       1       Low Byte of Restart Vector         GE BLT BVC       9       Stack Pointer -1       0       Decode       Next Instruction         SR       6       1       Opcode Address + 1       1       Branch Offset <td></td> <td></td> <td>5</td> <td>Stack Pointer - 2</td> <td>0</td> <td>Index Register (Low Order Byte)</td>			5	Stack Pointer - 2	0	Index Register (Low Order Byte)
//       Stack Pointer - 4       0       Contents of Accumulator A         8       Stack Pointer - 5       0       Contents of Accumulator B         9       Stack Pointer - 6       0       Contents of Accumulator B         10       Stack Pointer - 7       1       Irrelevant Data         11       Vector Address FFFA (Hex)       1       Address of Subroutine (High Order Byte)         Address of Subroutine (Low Order Byte)       1       Address of Subroutine (Low Order Byte)         IVE       12       Vector Address + 1       1         12       Vector Address FFFB (Hex)       1       Address of Subroutine (Low Order Byte)         ICC       BHT       BNE       BLO       3       1       Opcode Address + 1         12       Vector Address       1       Its and thess Buss of Subroutine (Low Order Byte)       Address of Subroutine (Low Order Byte)         IEQ       BLS       BRA       BRN       3       Address Buss FFFF       1       Low Byte of Restart Vector         GE       BLT       BVC       1       Address Bus FFFF       1       Branch Offset         SR       6       1       Opcode Address 1       1       Branch Offset         S       Stack Pointer - 1       1       Branch Of	· · · · · ·		6	Stack Pointer – 3	0	Index Register (High Order Byte)
8       Stack Pointer-5       0       Contents of Accumulator B         9       Stack Pointer-6       0       Contents of Condition Code Register.         10       Stack Pointer-7       1         11       Vector Address FFFA (Hex)       1         12       Vector Address FFFB (Hex)       1         Address of Subroutine (High Order Byte)         Address of Subroutine (Low Order Byte)         Address of Subroutine (Low Order Byte)         CC       BHT         BN       3         12       Vector Address FFFB (Hex)         12       Vector Address FFFB (Hex)         14       Dipcode Address         CC       BHT         BN       3         2       Opcode Address         13       Address Buss FFFF         14       Low Byte of Restart Vector         GE       BMI         SR       6       1         3       Address Bus FFFF         1       Branch Offset         3       Address Bus FFFF       1         4       Subroutine Starting Address       1       Opcode         5       Stack Pointer - 1       0       Return Address (Low Order Byte)         6 <td><math display="block">(A_{ij})_{ij} = (A_{ij})_{ij</math></td> <td>1.1</td> <td>1</td> <td>Stack Pointer – 4</td> <td>0</td> <td>Contents of Accumulator A</td>	$(A_{ij})_{ij} = (A_{ij})_{ij$	1.1	1	Stack Pointer – 4	0	Contents of Accumulator A
9       Stack Pointer - 6       0       Contents of Condition Code Register         10       Stack Pointer - 7       1       Irrelevant Data         11       Vector Address FFFA (Hex)       1       Address of Subroutine (High Order Byte)         12       Vector Address FFFB (Hex)       1       Address of Subroutine (Low Order Byte)         3       1       Opcode Address       1       Address of Subroutine (Low Order Byte)         CC       BHT BNE BLO       3       1       Opcode Address       1         GC BLS BRA BRN       3       Address Buss FFFF       1       Branch Offset         Low Byte of Restart Vector       1       Address Buss FFFF       1       Dpcode         GE BLT BVC       0       Opcode Address + 1       1       Branch Offset       Low Byte of Restart Vector         SR       6       0       Opcode Address + 1       1       Branch Offset         1       Jopcode Address + 1       1       Branch Offset       Low Byte of Restart Vector         4       Subroutine Starting Address       1       Opcode of Next Instruction       Stack Pointer - 1         5       Stack Pointer - 1       0       Return Address (Low Order Byte)       Return Address (High Order Byte)			8	Stack Pointer – 5	0	Contents of Accumulator B
10       Stack Pointer – 7       1       Irrelevant Data         11       Vector Address FFFA (Hex)       1       Address of Subroutine (High Order Byte)         12       Vector Address FFFB (Hex)       1       Address of Subroutine (Low Order Byte)         12       Vector Address FFFB (Hex)       1       Address of Subroutine (Low Order Byte)         12       Vector Address FFFB (Hex)       1       Opcode         12       Vector Address FFFB (Hex)       1       Address of Subroutine (Low Order Byte)         14       Address BLS       3       1       Opcode Address         15       2       Opcode Address + 1       1       Branch Offset         16       BLT       BVC       3       Address Buss FFFF       1       Low Byte of Restart Vector         17       Opcode Address + 1       1       Branch Offset       Low Byte of Restart Vector       1         18       Address Bus FFFF       1       Low Byte of Restart Vector       1       Opcode of Next Instruction         19       Sack Pointer       0       Return Address (Low Order Byte)       1       Opcode of Next Instruction         10       Brack Pointer – 1       0       Return Address (High Order Byte)       1			9	Stack Pointer-6	0.	Contents of Condition Code Register
11       Vector Address FFFA (Hex)       1       Address of Subroutine (High Order Byte)         12       Vector Address FFFB (Hex)       1       Address of Subroutine (Low Order Byte)         CLATIVE       Address of Subroutine (Low Order Byte)       Address of Subroutine (Low Order Byte)         ICC BHT BNE BLO       3       1       Opcode Address       1         ICC BLS BRA BRN       2       Opcode Address + 1       1       Branch Offset         ICG BLT BVC       3       Address Buss FFFF       1       Low Byte of Restart Vector         GT BMI BVS       6       1       Opcode Address + 1       1       Branch Offset         SR       6       1       Opcode Address + 1       1       Branch Offset         3       Address Bus FFFF       1       Branch Offset       1         3       Address Bus FFFF       1       Branch Offset         3       Address Bus FFFF       1       Low Byte of Restart Vector         4       Subroutine Starting Address       1       Opcode of Next Instruction         5       Stack Pointer - 1       0       Return Address (Low Order Byte)         6       Stack Pointer - 1       0       Return Address (High Order Byte)			10	Stack Pointer – 7	1	Irrelevant Data
12       Vector Address FFFB (Hex)       1       Address of Subroutine (Low Order Byte)         SLATIVE       Address BL       3       1       Opcode Address       1       Opcode         ICC BHT BNE BLO       3       1       Opcode Address       1       Branch Offset       Branch Offset         IEQ BLS BRA BRN       3       Address Buss FFFF       1       Low Byte of Restart Vector         GE BLT BVC       0       Opcode Address       1       Opcode         GT BMI BVS       0       Opcode Address       1       Dpcode         SR       6       1       Opcode Address       1       Dpcode         SR       6       1       Opcode Address       1       Dpcode         SR       6       1       Opcode Address       1       Branch Offset         Low Byte of Restart Vector       1       Branch Offset       Low Byte of Restart Vector         3       Address Bus FFFF       1       Low Byte of Restart Vector       Opcode Opcode Address         5       Stack Pointer       0       Return Address (Low Order Byte)       0         6       Stack Pointer - 1       0       Return Address (High Order Byte)			11	Vector Address FFFA (Hex)	1	Address of Subroutine (High Order Byte)
ELATIVE         GCC       BHT       BNE       BLO       3       1       Opcode Address       1       Dopcode         GS       BLE       BPL       BHS       2       Opcode Address + 1       1       Branch Offset         IEQ       BLS       BRA       BRN       3       Address Buss FFF       1       Low Byte of Restart Vector         GE       BLT       BVC       0       Opcode Address       1       Opcode         GT       BMI       BVS       0       Opcode Address + 1       1       Branch Offset         SR       6       1       Opcode Address + 1       1       Branch Offset         SR       6       1       Opcode Address + 1       1       Branch Offset         SR       6       1       Opcode Address + 1       1       Branch Offset         SR       6       1       Opcode Address Bus FFFF       1       Low Byte of Restart Vector         3       Address Bus FFFF       1       Low Byte of Restart Vector       1       Opcode of Next Instruction         5       Stack Pointer       0       Return Address (Low Order Byte)       1       Return Address (High Order Byte)         6       Stack Pointer - 1	• • • • • • • • • • • • • • • •		12	Vector Address FFFB (Hex)	• 1	Address of Subroutine (Low Order Byte)
BCC       BHT       BNE       BLO       3       1       Opcode Address       1       Dpcode         BCS       BLE       BPL       BHS       2       Opcode Address + 1       1       Branch Offset         EQ       BLS       BRA       BRN       3       Address Buss FFF       1       Low Byte of Restart Vector         GE       BLT       BVC       0       Opcode Address       1       Opcode         GT       BMI       BVS       0       Opcode Address       1       Low Byte of Restart Vector         SR       6       1       Opcode Address + 1       1       Branch Offset         SR       6       1       Opcode Address + 1       1       Branch Offset         SR       6       1       Opcode Address + 1       1       Branch Offset         SR       4       Subroutine Starting Address       1       Opcode of Next Instruction         5       Stack Pointer       0       Return Address (Low Order Byte)         6       Stack Pointer - 1       0       Return Address (High Order Byte)	LATIVE					
BCS       BLE       BPL       BHS       2       Opcode Address + 1       1       Branch Offset         BEQ       BLS       BRA       BRN       3       Address Buss FFF       1       Low Byte of Restart Vector         GE       BLT       BVC       0pcode Address       1       Opcode         GT       BMI       BVS       0pcode Address       1       Dpcode         SR       6       1       Opcode Address + 1       1       Branch Offset         J       Jopcode Address + 1       1       Branch Offset       Low Byte of Restart Vector         SR       6       1       Opcode Address + 1       1       Branch Offset         J       Address Bus FFF       1       Low Byte of Restart Vector       Uow Byte of Restart Vector         J       Address Bus FFFF       1       Low Byte of Next Instruction       Stack Pointer       Opcode of Next Instruction         J       Stack Pointer       0       Return Address (Low Order Byte)       Return Address (High Order Byte)         G       Stack Pointer - 1       0       Return Address (High Order Byte)       Return Address (High Order Byte)	CC BHT BNE BL	0 3	1	Opcode Address	1	Opcode
BEQ       BLS       BRA       BRN       3       Address Buss FFF       1       Low Byte of Restart Vector         IGE       BLT       BVC       1       Opcode Address       1       Dopcode         SR       6       1       Opcode Address       1       Branch Offset         Image: SR       1       Address Bus FFF       1       Low Byte of Restart Vector         Image: SR       6       1       Opcode Address + 1       1       Branch Offset         Image: Ima	SCS BLE BPL BH	S	2	Opcode Address + 1	1	Branch Offset
IGE       BLT       BVC         IGT       BMI       BVS         SR       6       1       Opcode Address       1         J       Address Bus FFF       1       Branch Offset         J       Address Bus FFFF       1       Low Byte of Restart Vector         J       Subroutine Starting Address       1       Opcode of Next Instruction         Stack Pointer       0       Return Address (Low Order Byte)         6       Stack Pointer – 1       0       Return Address (High Order Byte)	EQ BLS BRA BR	N	3	Address Buss FFFF	1	Low Byte of Restart Vector
IGT BMI BVS       0pcode Address       1       Opcode         ISR       6       1       Opcode Address       1       Branch Offset         3       Address Bus FFF       1       Low Byte of Restart Vector         4       Subroutine Starting Address       1       Opcode of Next Instruction         5       Stack Pointer       0       Return Address (Low Order Byte)         6       Stack Pointer-1       0       Return Address (High Order Byte)	GE BLT BVC					
SR       6       1       Opcode Address       1       Opcode         2       Opcode Address + 1       1       Branch Offset         3       Address Bus FFF       1       Low Byte of Restart Vector         4       Subroutine Starting Address       1       Opcode of Next Instruction         5       Stack Pointer       0       Return Address (Low Order Byte)         6       Stack Pointer - 1       0       Return Address (High Order Byte)	GT BMI BVS	1 - C C.	1000			
2     Opcode Address + 1     1     Branch Offset       3     Address Bus FFFF     1     Low Byte of Restart Vector       4     Subroutine Starting Address     1     Opcode of Next Instruction       5     Stack Pointer     0     Return Address (Low Order Byte)       6     Stack Pointer - 1     0     Return Address (High Order Byte)	SR	6	<b>1</b>	Opcode Address	1	Opcode
3     Address Bus FFF     1     Low Byte of Restart Vector       4     Subroutine Starting Address     1     Opcode of Next Instruction       5     Stack Pointer     0     Return Address (Low Order Byte)       6     Stack Pointer – 1     0     Return Address (High Order Byte)	1		2	Opcode Address + 1	1	Branch Offset
4     Subroutine Starting Address     1     Opcode of Next Instruction       5     Stack Pointer     0     Return Address (Low Order Byte)       6     Stack Pointer - 1     0     Return Address (High Order Byte)			3	Address Bus FFFF	1	Low Byte of Bestart Vactor
5     Stack Pointer     0     Return Address (Low Order Byte)       6     Stack Pointer – 1     0     Return Address (High Order Byte)			4	Subroutine Starting Address	1	Opcode of Next Instruction
6 Stack Pointer – 1 0 Return Address (High Order Byte)	ا بطر ۲	NN 1	5	Stack Pointer	0	Return Address (Low Order Rute)
			6	Stack Pointer – 1	ŏ	Return Address (High Order Byte)
		»				
	e se a company de la company de					





#### Legend:

RTN= Address of next instruction in Main Program to be executed upon return from subroutine  $RTN_{H}=$  Most significant byte of Return Address

RTNL = Least significant byte of Return Address

→ = Stack Pointer After Execution

K = 8-bit Unsigned Value

### APPENDIX CUSTOM MC6801U4 ORDERING INFORMATION

## A.1 CUSTOM MC6801U4 ORDERING INFORMATION

The custom MC6801U4 specifications may be transmitted to Motorola in any of the following media:

1) EPROMs

2) MDOS diskette

The specification should be formatted and packed, as indicated in the appropriate paragraph below, and mailed prepaid and insured with a cover letter (see Figure A-2) to:

> Motorola Inc. 3501 Ed Bluestein Blvd. Austin, Texas 78721 Mail Drop L-13

A copy of the cover letter should also be mailed separately.

## A.2 EPROMs

MCM2708 and MCM2716 type EPROMs, programmed with the custom program (positive logic sense for address and data), may be submitted for pattern generation. Both the MCM2708s and MCM2716s must be clearly marked to indicate which PROM corresponds to which address space.

EXORciser is a registered trademark of Motorola Inc. UNICORN is a trademark of Motorola Inc.

(\$F000-\$FFFF). See Figure A-1 for recommended marking procedure.

#### FIGURE A-1



## XXX = Customer ID

After the EPROMs are marked, they sould be placed in a conductive IC carrier and securely packed. Do not use styrofoam.

#### A.3 DISKETTE (MDOS)

The start/end location should be written on the label using EXORciser format.

#### —MC6801U4L1 UNICORN Monitor

An MC6801U4 may be purchased without specifying the ROM pattern. This standard part is labeled as MC6801U4L1 and contains a 2K monitor (UNICORN) in the ROM. This monitor may be used to evaluate and debug a program under development. Details and a source listing are specified in the UNICORN Monitor Reference Manual M68UNICORN(D1).

Address	· · · · · · · · · · · · · · · · · · ·
tate	
none ()Extension Dontact Ms/Mr ackage Type Ceramic Plastic arking Standard Standard Special attern Media 2706 pPROM 2716 EPROM Diskette (MDOS) OTHER (See Note) OTE: Other media require prior factory approval. gnature	Zin
ontact Ms/Mr	zıp
Istomer Part #	
Inckage Type Ceramic Plastic Arking Standard Special Ittern Media 2708 EPROM 2716 EPROM Diskette (MDOS) Diskette (MDOS) Diskette (MDOS) DISkette (MDOS) Inclusion of the media require prior factory approval. DTE: Other media require prior factory approval.	
arking Standard Special attern Media 2708 EPROM 2708 EPROM Diskette (MDOS) OTHER (See Note) TE: Other media require prior factory approval. anature	
Attern Media  2708 EPROM  2716 EPROM  D716 EPROM  OTHER (See Note)  OTE: Other media require prior factory approval.  gnature	
OTHER (See Note) TE: Other media require prior factory approval.	
OTE: Other media require prior factory approval. gnature	
inăture le	
le	

42





	MILLIM	ETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	50.29	51.31	1.980	2.020	
B	14.63	15.49	0.576	0.610	
C	2.79	4.32	0.110	0.170	
D	0.38	0.53	0.015	0.021	
F	0.76	1.52	0.030	0.060	
G	2.54	BSC	0.100 BSC		
J	0.20	0.33	0.008	0.013	
ſΚ	2.54	4.57	0.100	0.180	
L	14.99	15.65	0.590	0.616	
M	-	100	_	100	
N	1.02	1.52	0.040	0.060	

NOTES: 1. DIMENSION <u>A.</u> IS DATUM. 2. POSITIONAL TOLERANCE FOR LEADS:

⊕ 0.25 (0.010) ⊚ T A⊗

- 3. IS SEATING PLANE.
- 4. DIMENSION "L" TO CENTER OF LEADS
- WHEN FORMED PARALLEL. 5. DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1973.

Motorola reserves the right to make changes to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.



# **MOTOROLA** Semiconductor Products Inc.

3501 ED BLUESTEIN BLVD., AUSTIN, TEXAS 78721 • A SUBSIDIARY OF MOTOROLA INC.

Sec. Same

1.000

and a second second second second second second second second second second second second second second second