

### **Advance Information**

#### 8-BIT MICROCOMPUTER UNIT

The MC6805P2 Microcomputer Unit (MCU) is a member of the M6805 Family of low-cost single-chip microcomputers. This 8-bit microcomputer contains a CPU, on-chip CLOCK, ROM, RAM, I/O, and TIMER. It is designed for the user who needs an economical microcomputer with the proven capabilities of the M6800-based instruction set. The following are some of the hardware and software highlights of the MC6805P2 MCU.

#### HARDWARE FEATURES

- 8-Bit Architecture
- 64 Bytes of RAM
- Memory Mapped I/O
- 1100 Bytes of User ROM
- 20 TTL/CMOS Compatible Bidirectional I/O Lines (8 Lines are LED Compatible)
- On-Chip Clock Generator
- Self-Check Mode
- · Zero Crossing Detection
- Master Reset
- Complete Development System Support on EXORciser
- 5 V Single Supply

#### SOFTWARE FEATURES

- Similar to M6800 Family
- Byte Efficient Instruction Set
- · Easy to Program
- True Bit Manipulation
- Bit Test and Branch Instruction
- Versatile Interrupt Handling
- Versatile Index Register
- Powerful Indexed Addressing for Tables
- Full Set of Conditional Branches
- Memory Usable as Register/Flags
- Single Instruction Memory Examine/Change
- 10 Powerful Addressing Modes
- All Addressing Modes Apply to ROM, RAM, and I/O

#### USER SELECTABLE OPTIONS


- Internal 8-Bit Timer with Selectable Clock Source (External Timer Input or Internal Machine Clock)
- Timer Prescaler Option (7 Bits, 2<sup>n</sup>)
- 8 Bidirectional I/O Lines with TTL or TTL/CMOS Interface Option
- Crystal or Low-Cost Resistor Oscillator Option
- Low Voltage Inhibit Option
- Vectored Interrupts: Timer, Software, and External

# This document contains information on a new product. Specifications and information herein are subject to change without notice.

# **HMOS**

(HIGH DENSITY N-CHANNEL, SILICON-GATE DEPLETION LOAD)

8-BIT MICROCOMPUTER



PIN ASSIGNMENT										
Vss <b>□</b> 1•	28 RESET									
int ₫ 2	27 <b>1</b> PA7									
∨сс <b>ц</b> з	26 <b>1</b> PA6									
EXTAL <b>D</b> 4	25 <b>1</b> PA5									
XTAL <b>(</b> 5	24 <b>1</b> PA4									
NUM <b>[</b> 6	23 <b>1</b> PA3									
TIMER 🗖 7	22 <b>1</b> PA2									
PC0 <b>d</b> 8	21 <b>1</b> PA1									
PC1 <b>[</b> 9	20 <b>1</b> PA0									
PC2 🗖 10	19 <b>1</b> PB7									
PC3 <b>C</b> 11	18 <b>þ</b> PB6									
PB0 🕻 12	17 <b>]</b> PB5									
PB1 <b>[</b> 13	16 <b>7</b> PB4									
PB2 <b>[</b> 14	15 <b>1</b> PB3									
<del></del>										

XTAL EXTAL RESET NUM INT Timer/ TIMER Prescaler Counter Timer Control Oscillator PB0 Accumulator PB1 PB2 CPU Port Data Port PB3 Control Index В Dir. PB4 1/0 Register Reg. Reg. PA0 PB5 Lines PA1 Condition PR6 Port PA2 ► PB7 Port Data PA3 Register Dir. 1/0 CPU PA4 Reg. Reg. Lines PA5 Stack PA6 Pointer SP PA7 - PCO Port Data Port Program PC1 C Dir. C Counter PC2 1/0 Rea High PCH Reg. PC3 Lines ALU 1100 X 8 Program User ROM Counter Low PCI 116 X 8 Self-64 X 8 Check ROM

FIGURE 1 - MC6805P2 HMOS MICROCOMPUTER BLOCK DIAGRAM

#### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3  to  +7.0	V
Input Voltage (Except Pin 6)	V <sub>in</sub>	-0.3  to  +7.0	V
Operating Temperature Range	TA	0 to 70	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C
Junction Temperature			
Plastic	ļ	150	ĺ
Ceramic	, TJ	175	°C
Cerdip		175	

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields, however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this highimpedance circuit. For proper operation it is recommended that Vin and Vout be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out})$ ≤V<sub>CC</sub>. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either VSS or VCC).

(2)

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance			
Plastic	1	72	
Ceramic	$\theta_{JA}$	50	°C/W
Cerdip	1.	60	

#### **POWER CONSIDERATIONS**

The average chip-junction temperature, T<sub>J</sub>, in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \bullet \theta_{JA})$$
Where:

T<sub>A</sub> ≡ Ambient Temperature, °C

θ J A ≡ Package Thermal Resistance, Junction-to-Ambient, °C/W

PD≡PINT+PPORT

 $P_{INT} = I_{CC} \times V_{CC}$ , Watts - Chip Internal Power

PPORT = Port Power Dissipation, Watts - User Determined

For most applications PPORT ◀PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and TJ (if PPORT is neglected) is:

$$P_D = K + (T_J + 273 ^{\circ}C)$$

 $K = P_D \bullet (T_A + 273 \circ C) + \theta_{JA} \bullet P_D^2$ 

Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring PD (at equilibrium) for a known TA. Using this value of K the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any value of TA.

 $\textbf{ELECTRICAL CHARACTERISTICS} \ ( \textbf{V}_{CC} = +5.25 \ \textbf{Vdc} \ \pm 0.5 \ \textbf{Vdc}, \ \textbf{V}_{SS} = 0 \ \textbf{Vdc}, \ \textbf{T}_{A} = 0 \ \textbf{to} \ 70 \ \textbf{°C} \ \textbf{unless otherwise noted} )$ 

Characteristic	Symbol	Min	Тур	Max	Unit
Input High Voltage  RESET (4.75 ≤ V <sub>CC</sub> ≤ 5.75)  (V <sub>CC</sub> < 4.75)  INT (4.75 ≤ V <sub>CC</sub> ≤ 5.75)  (V <sub>CC</sub> < 4.75)  All Other	V <sub>IH</sub>	4.0 V <sub>CC</sub> - 0.5 4.0 V <sub>CC</sub> - 0.5 2.0	- - * -	Vcc Vcc Vcc Vcc Vcc	V
Input High Voltage Timer Timer Mode Self-Check Mode	VIH	2.0 —	_ 10.0	V <sub>CC</sub> +1 15.0	٧
Input Low Voltage RESET INT All Other	V <sub>IL</sub>	V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub>	- * -	0.8 1.5 0.8	٧
RESET Hysteresis Voltage (See Figures 10, 11, and 12) "Out of Reset" "Into Reset"	VIRES+ VIRES-	2.1 0.8		4.0 2.0	V
INT Zero Crossing Input Voltage, Through a Capacitor	VINT	2.0		4.0	V <sub>ac p-p</sub>
Internal Power Dissipation – No Port Loading V <sub>CC</sub> = 5.75 V, T <sub>A</sub> = 0°C	PINT		400	690	mW
Input Capacitance XTAL All Other	C <sub>in</sub>	- -	25 10	_	pF
Low Voltage Recover	V <sub>LVR</sub>			4.75	V
Low Voltage Inhibit 0°C to 70°C - 40°C to 85°C	V <sub>LVI</sub>	2.75 3.1	3.5 3.5	_	.V
Input Current TIMER ( $V_{in}$ = 0.4 V) INT ( $V_{in}$ = 2.4 V to $V_{CC}$ ) EXTAL ( $V_{in}$ = 2.4 V to $V_{CC}$ , Crystal Option) ( $V_{in}$ = 0.4 V, Crystal Option) RESET ( $V_{in}$ = 0.8 V) (External Capacitor Sharing Current)	l <sub>in</sub>	- - - - - -4.0	_ 20 _ _ _ _	20 50 10 - 1600 - 40	μΑ

<sup>\*</sup>Due to internal biasing, this input (when unused) floats to approximately 2.0 Vdc.

 $\textbf{PORT DC ELECTRICAL CHARACTERISTICS} \ (V_{CC} = +5.25 \ \text{Vdc}, \ \pm 0.5 \ \text{Vdc}, \ V_{SS} = 0 \ \text{Vdc}, \ T_{A} = 0^{\circ} \ \text{to } 70^{\circ}\text{C} \ \text{unless otherwise noted})$ 


Characteristic	Symbol	Min	Тур	Max	Unit
Port A with (	CMOS Drive Enabled				
Output Low Voltage, I <sub>Load</sub> = 1.6 mA	VoL			0.4	V
Output High Voltage, I <sub>Load</sub> = -100 μA	Voн	2.4		-	V
Output High Voltage, I <sub>Load</sub> = -10 μA	VOH	V <sub>CC</sub> -1	-	-	V
Input High Voltage, $I_{Load} = -300 \mu\text{A} (\text{max.})$	ViH	2.0	_	Vcc	V
Input Low Voltate, I <sub>Load</sub> = -500 µA (max.)	VIL	Vss	_	0.8	V
Hi-Z State Input Current (Vin=2.0 V to VCC)	Iн	-	_	-300	μΑ
Hi-Z State Input Current (Vin=0.4 V)	li L			-500	μΑ
	Port B				
Output Low Voltage, I <sub>Load</sub> = 3.2 mA	V <sub>OL</sub>	-	-	0.4	V
Output Low Voltage, I <sub>Load</sub> = 10 mA (sink)	V <sub>OL</sub>			1.0	V
Output High Voltage, I <sub>Load</sub> = -200 μA	Voн	2.4	_	-	V
Darlington Current Drive (Source), V <sub>O</sub> = 1.5 V	ТОН	-1.0	_	-10	mA
Input High Voltage	VIH	2.0	_	Vcc	V
Input Low Voltage	VIL	VSS		0.8	V
Hi-Z State Input Current	<sup>1</sup> TS1	_	2	10	μΑ
Port C and Port A	with CMOS Drive Disabled				
Output Low Voltage, I <sub>Load</sub> = 1.6 mA	VOL		-	0.4	V
Output High Voltage, I <sub>Load</sub> = -100 μA	Voh	2.4	_	-	V
Input High Voltage	VIH	2.0		Vcc	V
Input Low Voltage	VIL	Vss	-	0.8	V
Hi-Z State Input Current	ITSI	1	2	10	μА


See MC68(7)05R/U Series Data Sheet for port I/V curves and input protection schematics.


#### SWITCHING CHARACTERISTICS (V<sub>CC</sub>= +5.25 Vdc ±0.5 Vdc, V<sub>SS</sub>=0 Vdc, T<sub>A</sub>=0° to 70°C unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
Oscillator Frequency	MC6805P2		0.4	_	4.2	
	MC68A05P2	fosc	0.4	-	6.0	MHz
	MC68B05P2		0.4	<u> </u>	8.0	
Cycle Time (4/f <sub>osc</sub> )		t <sub>cyc</sub>	0.95	-	10	μS
INT and TIMER Pulse Width (See Interrupt Section)		tWL, tWH	t <sub>CyC</sub> + 250	_	_	ns
RESET Pulse Width .		<sup>†</sup> RWL	t <sub>cyc</sub> + 250	-	-	ns
RESET Delay Time (External Capacitance = 1.0 μF)		<sup>t</sup> RHL		100	-	ms
INT Zero Crossing Detection Input Frequency		fINT	0.03	-	1.0	kHz
External Clock Input Duty Cycle (EXTAL)		_	40	50	60	%

# FIGURE 2 — TTL EQUIVALENT TEST LOAD FIGURE 3 — CMOS EQUIVALENT TEST LOAD FIGURE 4 — TTL EQUIVALENT TEST LOAD (PORT B) (PORT A) (PORTS A AND C)







## SIGNAL DESCRIPTION

The input and output signals for the MCU are described in the following paragraphs.

#### VCC AND VSS

Power is supplied to the MCU using these two pins. VCC is power and VSS is the ground connection.

### INT

This pin provides the capability for asynchronously applying an external interrupt to the MCU. Refer to Interrupts section for additional information.

#### XTAL AND EXTAL

These pins provide connections to the on-chip clock oscillator circuit. A crystal, a resistor, or an external signal, depending on the user selectable manufacturing mask option, can be connected to these pins to provide a system clock source with various stability/cost tradeoffs. Lead lengths and stray capacitance on these two pins should be minimized. Refer to Internal Clock Generator Options section for recommendations about these inputs.

#### TIMER

This pin allows an external input to be used to decrement the internal timer circuitry. Refer to Timer section for additional information about the timer circuitry.

#### RESET

This pin allows resetting of the MCU at times other than the automatic resetting capability already in the MCU. Refer to Resets section for additional information.

#### NUM

This pin is not for user application and must be connected to  $\ensuremath{\text{Vss}}$  .

#### INPUT/OUTPUT LINES (PA0-PA7, PB0-PB7, PC0-PC3)

These 20 lines are arranged into two 8-bit ports (A and B) and one 4-bit port (C). All lines are programmable as either inputs or outputs under software control of the data direction registers. Refer to Inputs/Outputs section for additional information.

#### MEMORY

As shown in Figure 5, the MCU is capable of addressing 2048 bytes of memory and I/O registers with its program counter. The MC6805P2 MCU has implemented 1288 of these locations. This consists of: 1100 bytes of user ROM, 116 bytes of self-check ROM, 64 bytes of user RAM, 6 bytes of port I/O, and 2 timer registers.

The stack area is used during the processing of interrupt and subroutine calls to save the processor state. The register contents are pushed onto the stack in the order shown in Figure 6. Because the stack pointer decrements during pushes, the low order byte (PCL) of the program counter is stacked first; then the high order three bits (PCH) are stacked. This ensures that the program counter is loaded correctly, during pulls from the stack, since the stack pointer increments during pulls. A subroutine call results in only the program counter (PCL, PCH) contents being pushed onto the stack. The remaining CPU registers are not pushed.


# CENTRAL PROCESSING UNIT

The CPU of the M6805 Family is implemented independently from the I/O or memory configuration. Consequently, it can be treated as an independent central processor communicating with I/O and memory via internal address, data, and control buses.

#### **REGISTERS**


The M6805 Family CPU has five registers available to the programmer. They are shown in Figure 7 and are explained in the following paragraphs.

FIGURE 5 - MCU ADDRESS MAP



<sup>\*</sup>Caution: Data direction registers (DDRs) are write-only; they read as \$FF.

FIGURE 6 - INTERRUPT STACKING ORDER




\* For subroutine calls, only PCL and PCH are stacked.

#### ACCUMULATOR (A)

The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.

FIGURE 7 - PROGRAMMING MODEL



#### INDEX REGISTER (X)

The index register is an 8-bit register used for the indexed addressing mode. It contains an 8-bit value that may be added to an instruction value to create an effective address. The index register can also be used for data manipulations using the read-modify-write instructions. The index register may also be used as a temporary storage area.

#### PROGRAM COUNTER (PC)

The program counter is an 11-bit register that contains the address of the next instruction to be executed.

#### STACK POINTER (SP)

The stack pointer is an 11-bit register that contains the address of the next free location on the stack. Initially, the stack pointer is set to location \$07F and is decremented as data is pushed onto the stack and incremented as data is pulled from the stack. The six most significant bits of the stack pointer are permanently configured to 000011. During an MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set to location \$07F. Subroutines and interrupts may be nested down to location \$061 (31 bytes maximum) which allows the programmer to use up to 15 levels of subroutine calls.

#### CONDITION CODE REGISTER (CC)

The condition code register is a 5-bit register in which four bits are used to indicate the results of the instruction just executed. These bits can be individually tested by a program and specific action taken as a result of their state. Each individual condition code register bit is explained in the following paragraphs.

**HALF CARRY (H)** — Set during ADD and ADC instructions to indicate that a carry occurred between bits 3 and 4.

**INTERRUPT (I)** — This bit is set to mask (disable) the timer and external interrupt  $(\overline{NT})$ . If an interrupt occurs while this bit is set, the interrupt is latched and is processed as soon as the interrupt is cleared.

**NEGATIVE (N)** — Used to indicate that the result of the last arithmetic, logical, or data manipulation was negative (bit 7 in result equal to a logical one).

**ZERO (Z)** — Used to indicate that the result of the last arithmetic, logical, or data manipulation was zero.

**CARRY/BORROW (C)** — Used to indicate that a carry or borrow out of the arithmetic logic unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions plus shifts and rotates.

#### TIMER


The MC6805P2 MCU timer circuitry is shown in Figure 8. The 8-bit counter may be loaded under program control and is decremented toward zero by the clock input (prescaler output). When the timer reaches zero, the timer interrupt request bit (bit 7) in the timer control register (TCR) is set. The timer interrupt can be masked (disabled) by setting the timer interrupt mask bit (bit 6) in the TCR. The interrupt bit (l bit) in the condition code register also prevents a timer interrupt from being processed. The MCU responds to this interrupt by saving the present CPU state on the stack, fetching the timer interrupt vector from locations \$7F8 and \$7F9, and executing the interrupt routine; see the Interrupts section. THE TIMER INTERRUPT REQUEST BIT MUST BE CLEARED BY SOFTWARE.

The clock input to the timer can be from an external source (decrementing of timer counter occurs on a positive transition of the external source) applied to the TIMER input pin or it can be the internal  $\phi 2$  signal. The maximum frequency of a signal that can be recognized by the TIMER or  $\overline{\text{INT}}$  pin logic is dependent on the parameter labeled tWL, tWH. The pin logic that recognizes the high (or low) state on the pin must also recognize the low (or high) state on the pin in order to "re-arm" the internal logic. Therefore, the period can be calculated as follows: (assumes 50/50 duty cycle for a given period)

$$t_{CYC} \times 2 + 250 \text{ ns} = \text{period} = \frac{1}{\text{freq}}$$

The period is not simply twL+twH. This computation is allowable, but it does reduce the maximum allowable frequency by defining an unnecessarily longer period (250 ns twice).

When the  $\phi 2$  signal is used as the source, it can be gated by an input applied to the TiMER input pin allowing the user to easily perform pulse-width measurements. (NOTE: For ungated  $\phi 2$  clock inputs to the timer prescaler, the TiMER



pin should be tied to  $V_{CC}$ .) The source of the clock input is one of the mask options that is specified before manufacture of the MCU.

A prescaler option can be applied to the clock input that extends the timing interval up to a maximum of 128 counts before decrementing the counter. This prescaling mask option is also specified before manufacture.

The timer continues to count past zero, falling through to \$FF from zero and then continuing the count. Thus, the counter can be read at any time by reading the timer data register (TDR). This allows a program to determine the length of time since a timer interrupt has occurred and not disturb the counting process.

At power-up or reset, the prescaler and counter are initialized with all logical ones, the timer interrupt request bit (bit 7) is cleared, and the timer interrupt mask bit (bit 6) is set

#### SELF-CHECK

The self-check capability of the MC6805P2 MCU provides an internal check to determine if the part is functional. Connect the MCU as shown in Figure 9 and monitor the output of port C bit 3 for an oscillation of approximately 7 Hz. A 9-volt level on the TIMER input, pin 7, energizes the ROM-based self-check feature. The self-check program exercises the RAM, ROM, TIMER, interrupts, and I/O ports.

#### RESETS

The MCU can be reset three ways: by initial power-up, by the external reset input (RESET), and by an optional internal

low voltage detect circuit; see Figure 10. The internal circuit connected to the  $\overline{\text{RESET}}$  pin consists of a Schmitt trigger which senses the  $\overline{\text{RESET}}$  line logic level. The Schmitt trigger provides an internal reset voltage if it senses a logic "0" on the  $\overline{\text{RESET}}$  pin. During power-up, the Schmitt trigger switches on (removes reset) when the  $\overline{\text{RESET}}$  pin voltage rises to VIRES+. When the  $\overline{\text{RESET}}$  pin voltage falls to a logical "0" for a period longer than one toyc, the Schmitt trigger switches off to provide an internal reset voltage. The "switch off" voltage occurs at VIRES-. A typical reset Schmitt trigger hysteresis curve is shown in Figure 11.

During power-up, a delay of tRHL is needed before allowing the RESET input to go high. This time allows the internal clock generator to stabilize. Connecting a capacitor to the RESET input, as shown in Figure 12, typically provides sufficient delay. See Figure 16 under Interrupts section for the complete reset sequence.

#### INTERNAL CLOCK GENERATOR OPTIONS

The internal clock generator circuit is designed to require a minimum of external components. A crystal, a resistor, a jumper wire, or an external signal may be used to generate a system clock with various stability/cost tradeoffs. A manufacturing mask option is required to select either the crystal oscillator or the RC oscillator circuit. The oscillator frequency is internally divided by four to produce the internal system clocks.

The different connection methods are shown in Figure 13. The crystal specifications and suggested PC board layouts

ĪNT MC6805P2 27 PA7 26 PA6 RESET 28 RESET 25 PA5 1.0 μF 24 PA4 XTAL 23 PA3 22 PA2 EXTAL 21 ΡΔ1 20 PAO +10 V 10 k TIMER 19 PB7 18 6 NUM PB6 Vcc 17 PB5 16 PB4 510 Ω 15 PR3 PC0 14 PC1 PB2 13 PC2 PB<sub>1</sub> 12 PRO V<sub>CC</sub>= Pin 3 VSS = Pin 1


FIGURE 9 - SELF-CHECK CONNECTIONS

<sup>\*</sup>This connection depends on the clock oscillator user selectable mask option. Use crystal if crystal option is selected.

are given in Figure 15. A resistor selection graph is given in Figure 16.


The crystal oscillator startup time is a function of many variables: crystal parameters (especially Rg), oscillator load


capacitance, IC parameters, ambient temperature, and supply voltage. To ensure rapid oscillator startup, neither the crystal characteristics nor the load capacitance should exceed recommendations.




NOTE: The recommended C<sub>L</sub> value with a 4.0 MHz crystal is 27 pF, maximum, including system distributed capacitance. There is an internal capacitance of approximately 25 pF on the XTAL pin. For crystal frequencies other than 4 MHz, the total capacitance on each pin should be scaled as the inverse of the frequency ratio. For example, with a 2 MHz crystal, use approximately 50 pF on EXTAL and approximately 25 pF on XTAL. The exact value depends on the Motional-Arm parameters of the crystal used.

# FIGURE 14 — CRYSTAL MOTIONAL ARM PARAMETERS AND SUGGESTED PC BOARD LAYOUT








NOTE: Keep crystal leads and circuit connections as short as possible

# FIGURE 15 — TYPICAL FREQUENCY SELECTION FOR RESISTOR OSCILLATOR OPTION



#### **INTERRUPTS**

The MC6805P2 MCU can be interrupted three different ways: through the external interrupt (INT) input pin, the internal timer interrupt request, or the software interrupt instruction (SWI). When any interrupt occurs: processing is suspended, the present CPU state is pushed onto the stack, the interrupt bit (I) in the condition code register is set, the address of the interrupt routine is obtained from the appropriate interrupt vector address, and the interrupt routine is executed. Stacking the CPU registers, setting the I bit, and vector fetching requires a total of 11 t<sub>CyC</sub> periods for completion.

A flowchart of the interrupt sequence is shown in Figure 16. The interrupt service routine must end with a return from interrupt (RTI) instruction which allows the MCU to resume processing of the program prior to the interrupt (by unstacking the previous CPU state). Unlike RESET, hardware interrupts do not cause the current instruction execution to be halted, but are considered pending until the current instruction execution is complete.

When the current instruction is complete, the processor checks all pending hardware interrupts and if unmasked, proceeds with interrupt processing; otherwise, the next instruction is fetched and executed. Note that masked interrupts are latched for later interrupt service.

If both an external interrupt and a timer interrupt are pending at the end of an instruction execution, the external interrupt is serviced first. The SWI is executed as any other instruction.


The external interrupt is internally synchronized and then latched on the falling edge of  $\overline{\text{INT}}$ . A sinusoidal input signal (f<sub>|NT</sub> maximum) can be used to generate an external interrupt, as shown in Figure 17(a), for use as a zero-crossing detector. This allows applications such as servicing time-of-day routines and engaging/disengaging ac power control devices.

For digital applications, the  $\overline{\text{INT}}$  pin can be driven by a digital signal. The maximum frequency of a signal that can be recognized by the TIMER or  $\overline{\text{INT}}$  pin logic is dependent on the parameter labeled twL, twH. The pin logic that recognizes the high (or low) state on the pin must also

Set I Bit Reset Clear 1 → I (in CC) 07F → SP 0-DDRs Stack INT CLR INT Logic PC, X, A, CC Edge Request FF - Timer 7F-Prescaler Latch 7F-TCR Ν ΓCR 6 = 0 Timer And Load PC From: TCR 7= Put 7FE on SWI: 7FC / 7FD INT: 7FA / 7FB TIMER: 7F8 / 7F9 Address Bus √ N Fetch Instruction Reset RESET Pin = Low RESET is Fetched SWI PC-PC+1 Instruction Pin = High an SWI? Load PC Ν from 7FE/7FF Execute All Instruction Cycles

FIGURE 16 - RESET AND INTERRUPT PROCESSING FLOWCHART

FIGURE 17 - TYPICAL INTERRUPT CIRCUITS



recognize the low (or high) state on the pin in order to "rearm" the internal logic. Therefore, the period can be calculated as follows: (assumes 50/50 duty cycle for a given period)

$$t_{CYC} \times 2 + 250 \text{ ns} = \text{period} = \frac{1}{\text{freq}}$$

The period is not simply  $t_{WL} + t_{WH}$ . This computation is allowable, but it does reduce the maximum allowable frequency by defining an unnecessarily longer period (250 ns twice). See Figure 17(b).

A software interrupt (SWI) is an executable instruction which is executed regardless of the state of the I bit in the condition code register. Note that if the I bit is zero SWI executes after the other interrupts. SWIs are usually used as breakpoints for debugging or as system calls.

#### INPUT/OUTPUT

There are 20 input/output pins. The  $\overline{\text{INT}}$  pin may also be polled with branch instructions to provide an additional input pin. All pins (port A, B, and C) are programmable as either inputs or outputs under software control of the corresponding data direction register (DDR). The port I/O programming is accomplished by writing the corresponding bit in the port DDR to a logic "1" for output or a logic "0" for input. On reset, all the DDRs are initialized to a logic "0" state to put the ports in the input mode. The port output registers are not initialized on reset but may be written to before setting the DDR bits to avoid undefined levels. When programmed as outputs, the latched output data is readable as input data,

regardless of the logic levels at the output pin due to output loading; see Figure 18. When port B is programmed for outputs, it is capable of sinking 10 mA and sourcing 1 mA on each pin.


All input/output lines are TTL compatible as both inputs and outputs. Ports B and C are CMOS compatible as inputs. Port A may be made CMOS compatible as outputs with a mask option. The address map in Figure 5 gives the address of data registers and DDRs. The register configuration is provided in Figure 19 and Figure 20 provides some examples of port connections.

#### Caution

The corresponding DDRs for ports A, B, and C are write-only registers (registers at \$004, \$005, and \$006). A read operation on these registers is undefined. Since BSET and BCLR are read-modify-write functions, they cannot be used to set or clear a DDR bit (all "unaffected" bits would be set). It is recommended that all DDR bits in a port be written using a single-store instruction.

The latched output data bit (see Figure 18) may always be written. Therefore, any write to a port writes all of its data bits even though the port DDR is set to input. This may be used to initialize the data registers and avoid undefined outputs; however, care must be exercised when using read-modify-write instructions since the data read corresponds to the pin level if the DDR is an input ("0") and corresponds to the latched output data when the DDR is an output ("1").

FIGURE 18 - TYPICAL PORT I/O CIRCUITRY




Data Direction Register Bit	Output Data Bit	Output State	Input To MCU
1	0	0	0
1	1	1	1
0	×	Hi-Z**	Pin

\*DDR is a write-only register and reads as all "1s".

<sup>\*\*</sup>Ports A (with CMOS drive disabled), B, and C are three state ports. Port A has optional internal pullup devices to provide CMOS drive capability. See Electrical Characteristics tables for complete information.

#### FIGURE 19 - MCU REGISTER CONFIGURATION




TCR7 – Timer Interrupt Status Bit: Set when TDR goes to zero; must be cleared by software. Cleared to 0 by reset.


TCR6 Bit 6—Timer Interrupt Mask Bit: 1 = timer interrupt masked (disabled). Set to 1 by reset.

TCR Bits 5, 4, 3, 2, 1, 0 read as "1s" — unused bits.


FIGURE 20(a) - TYPICAL OUTPUT MODE PORT CONNECTIONS




Port A, bit 7 and bit 4 programmed as output. Bit 7 driving CMOS loads and bit 4 driving one TTL load directly using CMOS output option.



Port B, bit 0 and bit 1 programmed as output, driving LEDs directly.




Port B, bit 5 programmed as output, driving Darlington-base directly.




Port C, bits 0-3 programmed as output, driving CMOS loads, using external pullup resistors.


#### FIGURE 20(b) - TYPICAL INPUT MODE PORT CONNECTIONS



TTL driving port A directly.



CMOS or TTL driving port B directly



CMOS and TTL driving port C directly.

#### **SOFTWARE**


#### **BIT MANIPULATION**

The MC6805P2 MCU has the ability to set or clear any single random access memory or input/output bit (except the data direction register, see Caution under Input/Output section), with a single instruction (BSET, BCLR). Any bit in page zero including ROM, except the DDRs, can be tested, using the BRSET and BRCLR instructions, and the program branches as a result of its state. The carry bit equals the value of the bit referenced by BRSET or BRCLR. A rotate instruction may then be used to accumulate serial input data in a RAM location or register. The capability to work with any

bit in RAM, ROM, or I/O allows the user to have individual flags in RAM or to handle I/O bits as control lines.  $\dot{}$ 

The coding example in Figure 21 illustrates the usefulness of the bit manipulation and test instructions. Assume that the MCU is to communicate with an external serial device. The external device has a data ready signal, a data output line, and a clock line to clock data one bit at a time, LSB first, out of the device. The MCU waits until the data is ready, clocks the external device, picks up the data in the carry flag (C bit), clears the clock line, and finally accumulates the data bit in a RAM location.

FIGURE 21 — BIT MANIPULATION EXAMPLE



#### ADDRESSING MODES

The MC6805P2 MCU has 10 addressing modes which are explained briefly in the following paragraphs. For additional details and graphical illustrations, refer to the M6805 Family User's Manual.

The term "effective address" (EA) is used in describing the address modes. EA is defined as the address from which the argument for an instruction is fetched or stored.

**IMMEDIATE** — In the immediate addressing mode, the operand is contained in the byte immediately following the opcode. The immediate addressing mode is used to access constants which do not change during program execution (e.g., a constant used to initialize a loop counter).

**DIRECT** — In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single 2-byte instruction. This includes the on-chip RAM and I/O registers and 128 bytes of ROM. Direct addressing is an effective use of both memory and time.

**EXTENDED** — In the extended addressing mode, the effective address of the argument is contained in the two bytes following the opcode. Instructions using extended addressing are capable of referencing arguments anywhere in memory with a single 3-byte instruction. When using the Motorola assembler, the programmer need not specify whether an instruction uses direct or extended addressing. The assembler automatically selects the shortest form of the instruction.

**RELATIVE** — The relative addressing mode is only used in branch instructions. In relative addressing, the contents of the 8-bit signed byte following the opcode (the offset) is added to the PC if and only if the branch condition is true. Otherwise, control proceeds to the next instruction. The span of relative addressing is from -126 to +129 from the opcode address. The programmer need not worry about calculating the correct offset when using the Motorola assembler since it calculates the proper offset and checks to see if it is within the span of the branch.

INDEXED, NO OFFSET — In the indexed, no offset addressing mode, the effective address of the argument is contained in the 8-bit index register. Thus, this addressing mode can access the first 256 memory locations. These instructions are only one byte long. This mode is often used to move a pointer through a table or to hold the address of a frequently referenced RAM or I/O location.

INDEXED, 8-BIT OFFSET — In the indexed, 8-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the unsigned byte following the opcode. This addressing mode is useful in selecting the kth element in an n element table. With this 2-byte instruction, k would typically be in X with the address of the beginning of the table in the instruction. As such, tables may begin anywhere within the first 256 addressable locations and could extend as far as location 510 (\$1FE is the last location at which the instruction may begin).

**INDEXED, 16-BIT OFFSET** — In the indexed, 16-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the two unsigned bytes following the opcode. This addressing mode can be used in a manner similar to indexed, 8-bit offset, except that this 3-byte instruction allows tables to be anywhere in memory. As with direct and extended addressing, the Motorola assembler determines the shortest form of indexed addressing.

BIT SET/CLEAR — In the bit set/clear addressing mode, the bit to be set or cleared is part of the opcode, and the byte following the opcode specifies the direct address of the byte in which the specified bit is to be set or cleared. Thus, any read/write bit in the first 256 locations of memory, including I/O, can be selectively set or cleared with a single 2-byte instruction. See Caution under the Input/Output section.

BIT TEST AND BRANCH — The bit test and branch addressing mode is a combination of direct addressing and relative addressing. The bit and condition (set or clear) which is to be tested is included in the opcode, and the address of the byte to be tested is in the single byte immediately following the opcode byte. The signed relative 8-bit offset is in the third byte and is added to the value of the PC if the branch condition is true. This single 3-byte instruction allows the program to branch based on the condition of any readable bit in the first 256 locations of memory. The span of branching is from — 125 to + 130 from the opcode address. The state of the tested bit is also transferred to the carry bit of the condition code register. See Caution under the Input/Output section.

**INHERENT** — In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index register or accumulator, as well as control instruction with no other arguments, are included in this mode. These instructions are one byte long.

#### INSTRUCTION SET

The MC6805P2 MCU has a set of 59 basic instructions, which when combined with the 10 addressing modes produce 207 usable opcodes. They can be divided into five different types: register/memory, read-modify-write, branch, bit manipulation, and control. The following paragraphs briefly explain each type. All the instructions within a given type are presented in individual tables.

**REGISTER/MEMORY INSTRUCTIONS** — Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operands. Refer to Table 1.

**READ-MODIFY-WRITE INSTRUCTIONS** — These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register (see Caution under Input/Output section). The test for negative or zero (TST) instruction is included in read-modify-write instructions though it does not perform the write. Refer to Table 2.

**BRANCH INSTRUCTIONS** — The branch instructions cause a branch from the program when a certain condition is met. Refer to Table 3.

BIT MANIPULATION INSTRUCTIONS — These instructions are used on any bit in the first 256 bytes of the memory (see Caution under Input/Output section). One group either sets or clears. The other group performs the bit test branch operations. Refer to Table 4.

**CONTROL INSTRUCTIONS** — The control instructions control the MCU operations during program execution. Refer to Table 5.

**ALPHABETICAL LISTING** — The complete instruction set is given in alphabetical order in Table 6.

 $\ensuremath{\mathsf{OPCODE}}$  MAP SUMMARY — Table 7 is an opcode map for the instructions used on the MCU.

TABLE 1 — REGISTER/MEMORY INSTRUCTIONS

									A	ddressin	g Mod	es							
		Immediate		iate		Direct			Extend	ed	Indexed (No Offset)		(8	Index		Indexed (16-Bit Offset)			
Function	Mnemonic	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	OP Code	# Bytes	# Cycles
Load A from Memory	LDA	A6	2	2	В6	2	4	C6	3	5	F6	1	4	E6	2	5	D6	3	6
Load X from Memory	LDX	AE	2	2	BE	2	4	CE	3	5	FE	1	4	EE	2	5	DE	3	6
Store A in Memory	STA	~			В7	2	5	C7	3	6	F7	1	5	E 7	2	6	D7	3	7
Store X in Memory	STX	-		-	BF	2	5	CF	3	6	FF	1	5	EF	2	6	DF	3	7
Add Memory to A	ADD	AB	2	2	BB	2	4	СВ	3	5	FB	1	4	EB	2	5	DB	3	6
Add Memory and Carry to A	ADC	А9	2	2	В9	2	4	С9	3	5	F9	1	4	E9	2	5	D9	3	6
Subtract Memory	SUB	A0	2	2	В0	2	4	CO	3	5	FO	1	4	EO	2	5	DO	3	6
Subtract Memory from A with Borrow	SBC	A2	2	2	В2	2	4	C2	3	5	F2	1	4	E2	2	5	D2	3	6
AND Memory to A	AND	A4	2	2	84	2	4	C4	3	5	F4	1	4	E4	2	5	D4	3	6
OR Memory with A	ORA	AA	2	2	ВА	2	4	CA	3	5	FA	1	4	EA	2	5	DA	3	6
Exclusive OR Memory with A	EOR	A8	2	2	в8	2	4	C8	3	5	F8	1	4	E8	2	5	D8	3	6
Arithmetic Compare A with Memory	СМР	Αt	2	2	81	2	4	C1	3	5	F1	1	4	E1	2	5	D1	3	6
Arithmetic Compare X with Memory	СРХ	А3	2	2	в3	2	4	С3	3	5	F3	1	4	E3	2	5	D3	3	6
Bit Test Memory with A (Logical Compare)	BIT	A5	2	2	B5	2	4	C5	3	5	F5	1	4	E5	2	5	D5	3	6
Jump Unconditional	JMP	_	-	_	BC	2	3	CC	3	4	FC	1	3	EC	2	4	DC	3	5
Jump to Subroutine	JSR	_	-		BD	2	7	CD	3	8	FD	1	7	ED	2	8	DD	3	9

TABLE 2 - READ-MODIFY-WRITE INSTRUCTIONS

		Addressing Modes														
		11	nheren	t (A)	) Inherent (X) Direct		Indexed (No Offset)				Indexed (8 Bit Offset)					
Function	Mnemonic	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Increment	INC	4C	1	4	5C	1	4	3C	2	6	7C	1	6	6C	2	7
Decrement	DEC	4A	1	4	5A	1	4	3A	2	6	7A	1	6	6A	2	7
Clear	CLR	4F	1	4	5F	1	4	3F	2	6	7F	1	6	6F	2	7
Complement	сом	43	1	4	53	1	4	33	2	6	73	1	6	63	2	7
Negate (2's Complement)	NEG	40	1	4	50	1	4	30	2	6	70	1	6	60	2	7
Rotate Left Thru Carry	ROL	49	1	4	59	1	4	39	2	6	79	1	6	69	2	7
Rotate Right Thru Carry	ROR	46	1	4	56	1	4	36	2	6	76	1	6	66	2	7
Logical Shift Left	LSL	48	1	4	58	1	4	38	2	6	78	1	6	68	2	7
Logical Shift Right	LSR	44	1	4	54	1	4	34	2	6	74	1	6	64	2	7
Arithmetic Shift Right	ASR	47	1	4	57	1	4	37	2	6	77	1	6	67	2	7
Test for Negative or Zero	TST	4D	1	4	5D	1	4	3D	2	6	7D	1	6	6D	2	7

TABLE 3 - BRANCH INSTRUCTIONS

		Relative Addressing Mod							
		Op	#	#					
Function	Mnemonic	Code	Bytes	Cycles					
Branch Always	BRA	20	2	4					
Branch Never	BRN	21	2	4					
Branch IFF Higher	вні	22	2	4					
Branch IFF Lower or Same	BLS	23	2	4					
Branch IFF Carry Clear	BCC	24	2	4					
(BranchIFFHigher or Same)	(BHS)	24	2	4					
Branch IFF Carry Set	BCS	25	2	4					
(Branch IFF Lower)	(BLO)	25	2	4					
Branch IFF Not Equal	BNE	26	2	4					
Branch IFF Equal	BEQ	27	2	4					
Branch IFF Half Carry Clear	внсс	28	2	4					
Branch IFF Half Carry Set	BHCS	29	2	4					
Branch IFF Plus	BPL	2A	2	4					
BranchIFF Minus	BMI	2B	2	4					
Branch IFF Interupt Mask Bit is Clear	вмс	2C	2	4					
BranchIFFInterrupt Mask Bit is Set	BMS	2D	2	4					
Branch IFF Interrupt Line is Low	BIL	2E	2	4					
Branch IFF Interrupt Line is High	він	2F	2	4					
Branch to Subroutine	BSR	AD	2	8					

TABLE 4 - BIT MANIPULATION INSTRUCTIONS

		Addressing Modes									
		Bit	Set/CI	ear	Bit Te	st and E	ranch				
Function	Mnemonic	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles				
Branch IFF Bit n is set	BRSET n (n = 07)		-	-	2 • n	3	10				
Branch IFF Bit n is clear	BRCLR n (n = 07)		-		01 + 2 • n	3	10				
Set Bit n	BSET n (n = 07)	10 + 2 • n	2	7	_		_				
Clear bit n	BCLR n (n = 07)	11 + 2 • n	2	7	_	_	_				

TABLE 5 - CONTROL INSTRUCTIONS

			Inherent	
Function	Mnemonic	Op Code	# Bytes	# Cycles
Transfer A to X	TAX	97	1	2
Transfer X to A	TXA	9F	1	2
Set Carry Bit	SEC	99	1	2
Clear Carry Bit	CLC	98	1	2
Set Interrupt Mask Bit	SEI	9B	1	2
Clear Interrupt Mask Bit	CLI	9A	1	2
Software Interrupt	SWI	83	1	11
Return from Subroutine	RTS	81	1	6
Return from Interrupt	RTI	80	1	9
Reset Stack Pointer	RSP	9C	1	2
No-Operation	NOP	9D	1	2

TABLE 6 - INSTRUCTION SET

	[			A	ddressing	Modes					Cc	nd	itic	n C	Code
Mnemonic	Inherent	Immediate	Direct	Extended	Relative	Indexed (No Offset)		Indexed (16 Bits)	Bit Set/ Clear	Bit Test & Branch	н		N	z	С
ADC		X	X	X	<del>                                     </del>	×	X	X	·	<b></b>	٨	•	٨	^	1
ADD		×	X	X	<del> </del>	×	X	X		<del>                                     </del>	٨	•	٨	$\downarrow$	$\uparrow_{\wedge}$
AND		X	X	X	<del> </del>	×	X	X		<b></b>	•	•	٨	$\wedge$	•
ASL	×		X	<del> </del>		×	×				•	•	٨	٨	1
ASR	×		X			X	X		<del>                                     </del>	<del>                                     </del>	•	•	٨	1	1
BCC				<b></b>	X				<u> </u>		•	•	•	•	1
BCLR		1		<del> </del>	-			<del> </del> -	×		•	•	•	•	•
BCS		-			X	<del></del>	<del>                                     </del>	<del></del>	<del></del>	<del> </del>	•	•	•	•	•
BEQ				<del> </del>	X		<b></b>				•	•	•	•	-
ВНСС		-		<del> </del>	X	<u> </u>		<del> </del>		<del> </del>	•	•	•	•	•
BHCS				<del>↓</del>	X		<b></b>	<b>-</b>		<del> </del>	•	•	•	•	-
ВНІ				<del> </del>	X			<u> </u>		<del> </del>	•	•	•	•	-
BHS				<del>                                     </del>	<del>  ^</del>		<del> </del>	<del> </del>	<del>                                     </del>	<del>                                     </del>	•	•	•	•	-
BIH				<del> </del>	<del>  ^</del>				-	<del> </del>	•	•	•	-	•
BIL				<del> </del>	<del>  ^</del>		-		<del> </del> -		-	↓_	+-		+-
BIT			X		<u> </u>	<del></del>	-	-	<u> </u>		•	•	•	•	•
BLO		X		X	X	X	Х	X	<del> </del>	<del> </del>	•	•	_	^	•
				<b> </b>		ļ	<b></b>	<u> </u>	ļ	<u> </u>	•	•	•	•	•
BLS					X						•	•	•	•	•
ВМС		-			X					ļ	•	•	•	•	•
BMI		ļ			X						•	•	•	•	•
BMS					X						•	•	•	•	•
BNE					×						•	•	•	•	•
BPL				<u></u>	X						•	•	•	•	•
BRA				<u> </u>	Х						•	•	•	•	•
BRN					X						•	•	•	•	•
BRCLR								<u> </u>		X	•	•	•	•	1
BRSET										X	•	•	•	•	_ ^
BSET									X		•	•	•	•	•
BSR					Х						•	•	•	•	•
CLL	Х										•	•	•	•	0
CLI	X										•	0	•	•	•
CLR	X		X			Х	X				•	•	0	1	•
CMP		X	Х	. X		Х	X	X			•	•	٨	Λ	^
сом	X		X			Х	X				•	•	٨	٨	1
CPX		X	X	X		Х	X	X			•	•	٨	٨	
DEC	X		X			X	X				•	•	٨	1	•
EOR		X	X	X		X	X	X			•	•	٨	^	•
INC	×		X			X	X				•	•	٨	Λ	•
JMP			X	X	1	X	X	X		<u> </u>	•	•	•	•	•
JSR			X	X	<b>†</b>	X	X	×			•	•	•	•	•
LDA		X	X	X	<del> </del>	X	X	X		1	•	•	٨	$\overline{\lambda}$	•
LDX		Х	X	X		Х	X	×	t —		•	•	٨	٨	•
LSL	X		X	<del> </del>	<del>                                     </del>	X	X			<del>                                     </del>	•	•	7	٨	1
LSR	X		Х		1	X	X				•	•	0	٨	\ \ \
NEQ	X	<del>                                     </del>	X		t —	X	X	<del> </del>	<del>                                     </del>	<del>                                     </del>	•	•	V	7	1
NOP	X	t	· · · · · ·	<del> </del>	<del>                                     </del>	<u> </u>	<del></del>		<del> </del>	<del>                                     </del>	•	•	•	•	1
ORA	<del> </del> -	X	X	<del>  x                                   </del>	<del> </del>	×	×	×	-	<del> </del>	•	-	7	1	•
ROL	X	<del>                                     </del>	X	<del>                                     </del>		$\frac{\hat{x}}{x}$	X	<del>- ~</del>		<del> </del>	•	•	^	<u>\</u>	<u> </u>
RSP	X	<del>                                     </del>		<del> </del>	<del> </del>	<del></del>	<del>  ^</del> -	-	<del></del>	<del> </del>	•	•	•	<del> </del>	1

- Condition Code Symbols:
  H Half Carry (From Bit 3)
  I Interrupt Mask
  N Negative (Sign Bit)
  Z Zero
  C Carry/Borrow
  T Test and Set if True, Cleared Otherwise
  Not Affected
  Not Affected

TABLE 6 - INSTRUCTION SET (CONTINUED)

		Addressing Modes											Condition (			
Mnemonic	Inherent	Immediate	Direct	Extended	Relative	Indexed (No Offset)		Indexed (16 Bits)		Bit Test & Branch	н	1	N	z	С	
RTI	X .										?	?	?	?	?	
RTS	X										•	•	•	•	•	
SBC		×	Х	X		×	X	X			•	•	٨	Λ	$\overline{}$	
SEC	X					-					•	•	•	•	1	
SEI	X										•	1	•	•	•	
STA			X	X		×	X	X			•	•	^	^	•	
STX			Х	X		Х	×	×			•	•	^	٨	•	
SUB		×	Х	Х		×	X	×			•	•	٨	_	^	
SWI	X										•	1	•	•	•	
TAX	X								l		•	•	•	•	•	
TST	X		X			X	X				•	•	^	٨	•	
TXA	Х										•	•	•	•	•	

- Condition Code Symbols: H Half Carry (From Bit 3)
- I Interrupt Mask N Negative (Sign Bit)
  Z Zero

- C Carry/Borrow
- ↑ Test and Set if True, Cleared Otherwise
   Not Affected
- ? Load CC Register From Stack

TABLE 7 - M6805 HMOS FAMILY OPCODE MAP

	Bit Mar	ipulation	Branch		Re	ed-Modify-\	Vrite		Con	ntrol			Register	/Memory			
	BTB	BSC	REL	DIR	INH	INH	IX1	IX	INH	INH	IMM	DIR	EXT	IX2	IX1	IX F	
Low	0000	0001	2 0010	0011	0100	5 0101	6 0110	7 0111	8 1000	9 1001	A 1010	B 1011	1100	D 1101	1110	1111	Hi Low
, , ,	BRSETO 3 BTB	7 BSET0 2 BSC	BRA REL	NEG DIR	NEG INH	NEG NEG	NEG IX1	NEG IX	9 RTI 1 INH		SUB SUB	SUB 2 DIR	SUB 3 EXT	SUB	SUB IX1	SUB IX	0000
1 0001	BRCLRO 3 BTB	7 BCLR0 2 BSC	BRN 2 REL						RTS 1 INH		2 CMP 2 IMM	CMP DIR	5 CMP 3 EXT	6 CMP 3 IX2	5 CMP 2 IX1	CMP IX	1 0001
2 0010	BRSET1 3 BTB	BSET1 BSC	4 BHI 2 REL								SBC IMM	SBC 2 DIR	5 SBC 3 EXT	SBC IX2	SBC IX1	SBC IX	2 0010
3 0011	BRCLR1 3 BTB	BCLR1 BSC	BLS 2 REL	COM 2 DIR	COMA	COMX 1 INH	COM 2 IX1	6 COM	SWI SWI		CPX 2 IMM	CPX 2 DIR	5 CPX 3 EXT	CPX 3 IX2	CPX 2 IX1	CPX IX	3 0011
4 0100	BRSET2 3 BTB	BSET2 2 BSC	BCC REL	LSR 2 DTR	LSRA 1 INH	LSRX 1 INH	LSR 2 IX1	6 LSR 1 IX			AND MM	AND 2 DIR	3 EXT	AND 3 IX2	AND IX1	AND IX	4 0100
5 0101	BRCLR2 3 BTB	BCLR2 BSC	BCS REL	6							BIT MM	BIT DIR	BIT 3 EXT	BIT 3 IX2	BIT X1	BIT	5 0101
6 0110	BRSET3	BSET3 BSC	BNE REL	ROR DIR	RORA	RORX	ROR IX1	ROR IX			LDA 2 IMM	LDA 2 DIR	LDA 3 EXT	LDA 3 IX2	LDA IX1	LDA IX	6 0110
7 0111	BRCLR3 3 BTB	BCLR3 BSC	BEQ 2 REL	ASR 2 DIR	ASRA INH	ASRX	ASR XI	ASR		TAX	,	STA 2 DIR	STA 3 EXT	STA 3 IX2	STA 2 IX1	STA	7 0111
8 1000	BRSET4 3 BTB	BSET4 2 BSC	BHCC REL	LSL 2 DIR	LSLA	LSLX	LSL	LSL		CLC	EOR MM	EOR DIR	EOR EXT	EOR IX2	EOR IX1	EOR IX	8 1000
9 1001	BRCLR4 3 BTB	BCLR4 2 BSC	BHCS REL	ROL 2 DIR	ROLA	ROLX	ROL 2 IX1	ROL 1 IX		SEC INH	ADC 1MM	ADC 2 DIR	3 ADC	ADC 3 IX2	ADC IX1	ADC IX	9 1001
A 1010	BRSET5	BSET5	BPL 2 REL	DEC DIR	DECA	DECX	DEC 1X1	DEC		CLI INH	ORA 1MM	ORA 2 DIR	ORA 3 EXT	ORA 3 IX2	ORA X1	ORA	A 1010
B 1011	BRCLR5 3 BTB	BCLR5 2 BSC	BMI REL	6			-	6		SEI 1 INH	ADD 1MM	ADD 2 DIR	ADD 3 EXT	ADD 3 IX2	ADD X1	ADD X	B 1011
C 1100	BRSET6	BSET6 BSC	BMC REL	INC 2 DIR	INCA 1 INH	INCX I INH	/ INC 2 IX1	INC 1 IX		RSP 1 INH		JMP 2 DIR	JMP 3 EXT	JMP 3 IX2	JMP 2  X1	JMP IX	C 1100
D 1101	BRCLR6 3 BTB	BCLR6 2 BSC	BMS 2 REL	TST 2 DIR	TSTA 1 INH	TSTX 1 INH	TST 2 IX1	TST IX		NOP 1 INH	BSR 2 REL	JSR 2 DIR	JSR 3 EXT	JSR 3 IX2	JSR 2 IX1	JSR IX	D 1101
E 1110	BRSET7	BSET7 2 BSC	BIL 2 REL	6	_	_	,	6		2	LDX 2 IMM	LDX 2 DIR	S LDX 3 EXT	LDX 3 IX2	LDX 2 IX1	LDX	E 1110
F 1111	BRCLR7 3 BTB	BCLR7 2 BSC	BIH REL	CLR 2 DIR	CLRA 1 INH	CLRX 1 INH	CLR IX1	CLR 1 IX		TXA 1 INH		STX 2 DIR	STX 3 EXT	STX 3 IX2	STX 2 IX1	STX	F 1111

#### Abbreviations for Address Modes

INH Inherent
IMM Immediate
DIR Direct
EXT Extended
REL Relative
BSC Bit Set/Clear

BTB Bit Test and Branch

IX Indexed (No Offset)

IX1 Indexed, 1 Byte (8-Bit) Offset IX2 Indexed, 2 Byte (16-Bit) Offset # of Cycles
Mnemonic
Bytes

The substitution of the substitution o

LEGEND

#### ORDERING INFORMATION


The information required when ordering a custom MCU is listed below. The ROM program may be transmitted to Motorola on EPROM(s) or an MDOS disk file.

To initiate a ROM pattern for the MCU it is necessary to first contact your local Motorola representative or Motorola distributor.

#### **EPROMs**

The MC68705P3 EPROM MCU programmed with the customer program may be used to submit the ROM pattern. Note that while the MC6805P2 has 1.1K Bytes of ROM, the MC68705P3 contains 1.8K of EPROM memory.

The MCM2716 or MCM2532 type EPROMs, programmed with the customer program (positive logic sense for address and data), may be submitted for pattern generation. The EPROM must be clearly marked to indicate which EPROM corresponds to which address space. The recommended marking procedure is illustrated below:



XXX = Customer ID

After the EPROM(s) are marked, they should be placed in conductive IC carriers and securely packed. Do not use styrofoam.

#### VERIFICATION MEDIA

All original pattern media (EPROMs or floppy disk) are filed for contractual purposes and are not returned. A com-

puter listing of the ROM code will be generated and returned along with a listing verification form. The listing should be thoroughly checked and the verification form completed, signed, and returned to Motorola. The signed verification form constitutes the contractual agreement for creation of the customer mask. If desired, Motorola will program on blank EPROM from the data file used to create the custom mask and aid in the verification process.

#### **ROM VERIFICATION UNITS (RVUs)**

Ten MCUs containing the customer's ROM pattern will be sent for program verification. These units will have been made using the custom mask but are for the purpose of ROM verification only. For expediency they are usually unmarked, packaged in ceramic, and tested only at room temperature and 5 volts. These RVUs are included in the mask charge and are not production parts. The RVUs are thus not guaranteed by Motorola Quality Assurance and should be discarded after verification is completed.

#### FLEXIBLE DISKS

The disk media submitted must be single-sided, single-density, 8-inch, MDOS compatible floppies. The customer must write the binary file name on the disk with a felt-tip pen. The minimum MDOS system files as well as the absolute binary object file (filename L0 type of file) from the M6805 cross assembler must be on the disk. An object file made from a memory dump using the ROLLOUT command is also acceptable. Consider submitting a source listing as well as the following files: filename, LX (EXORciser loadable format) and filename, SA (ASCII Source Code). These files will of course be kept confidential and are used 1) to speed up the process in-house if any problems arise, and 2) to speed up the user-to-factory interface if the user finds any software errors and needs assistance quickly from Motorola factory representatives.

MDOS is Motorola's Disk Operating system available on development systems such as EXORciser, EXORset, etc.

### GENERIC INFORMATION

Package Type	Internal Clock Frequency (MHz)	Temperature	Generic Number
Ceramic	1.0	0°C to 70°C	MC6805P2L
L Suffix	1.5	0°C to 70°C	MC68A05P2L
	2.0	0°C to 70°C	MC68B05P2L
Plastic	1.0	0°C to 70°C	MC6805P2P
P Suffix	1.5	0°C to 70°C	MC68A05P2P
	2.0	0°C to 70°C	MC68B05P2P
Cerdip	1.0	0°C to 70°C	MC6805P2S
S Suffix	1.5	0°C to 70°C	MC68A05P2S
	2.0	0°C to 70°C	MC68B05P2S

# MC6805P2 MCU CUSTOM ORDERING INFORMATION

Customer Company	Motorola Part Numbe	ers
Address	MC	_
	SC	_
CityState _		_
Country	· · · · · · · · · · · · · · · · · · ·	_
Phone Extension	on	
Customer Contact Person	· ·	_
Customer Part Number	· · · · · · · · · · · · · · · · · · ·	
OPTION LIST		_
=	ICU from the following list. A nerated from this information.	
Timer Clock Source	Internal Oscillator Input	
☐ Internal $\phi$ 2 clock	☐ Crystal	
☐ TIMER input pin	☐ Resistor	
Timer Prescaler	Low Voltage Inhibit	
☐ 2º (divide by 1)	☐ Disable	
☐ 2¹ (divide by 2)	☐ Enable	
☐ 2² (divide by 4) ☐ 2³ (divide by 8)		
□ 2⁴ (divide by 16)	Port A Output Drive	
☐ 2 <sup>5</sup> (divide by 32)	☐ CMOS and TTL	
☐ 2 <sup>6</sup> (divide by 64) ☐ 2 <sup>7</sup> (divide by 128)	☐ TTL Only	
2 (divide by 126)		
	•	
Pattern Media (All other media requires prior factory  □ EPROMs (MCM2716 or MCM25		
☐ EPROM MCU (MC68705P3)	**************************************	
	Other	_
Clock Freq.		
Temp. Range 0° to	o + 70°C (Standard) □ −40° to +85°C	
Marking Information (12 Characters Maximum)		
		_