

MC68331
MC68332
MC68334

Technical Supplement

Electrical Characteristics

The M68300 Modular Microcontroller Family includes a number of 32-bit devices built up from a selection of functional modules. MC68331, MC68332, and MC68334 microcontrollers contain the same central processing unit (CPU32) and system integration module (SIM), and thus have similar electrical characteristics.

This supplement consists of a new electrical characteristics appendix (Appendix A) that replaces Section 8 of the *MC68331 User's Manual* (MC68331UM/AD) and Section 10 of the *MC68332 User's Manual* (MC68332UM/AD). The *MC68334 User's Manual* (MC68334UM/AD) will include Appendix A when it is published.

Appendix A contains specification tables and timing diagrams. Each timing diagram has an individual key table of parameters abstracted from the specification tables. Pertinent notes have been included in the key tables. Because the MC68331 has no on-chip RAM and no time processing unit (TPU), there is a separate DC characteristics table (Table A-4) for this device.

Improved specifications contained in this supplement include:

- System clock timing and stability parameters
- Device and clock synthesizer current parameters
- Power consumption parameters
- Data bus mode select and reset timing parameters
- Fast termination bus cycle timing parameters
- Background debugging mode (BDM) timing parameters
- ECLK bus timing parameters
- Chip-select timing parameters
- Queued serial peripheral interface (QSPI) timing parameters

This document contains information on a new product. Specifications and information herein are subject to change without notice.

**MOTOROLA**

Table A-1. Maximum Ratings

Rating	Symbol	Value	Unit
Supply Voltage ^{1, 2, 6}	V_{DD}	-0.3 to +6.5	V
Input Voltage ^{1, 2, 3, 6}	V_{in}	-0.3 to +6.5	V
Instantaneous Maximum Current Single pin limit (applies to all pins) ^{1, 4, 5, 6}	I_D	25	mA
Operating Maximum Current Digital input disruptive current ^{4, 5, 7} $V_{SS} - 0.3 \leq V_{IN} \leq V_{DD} + 0.3$	I_{iD}	-500 to 500	μA
Operating Temperature Range MC68332 "C" Suffix MC68332 "V" Suffix MC68332 "M" Suffix	T_A	T_L to T_H -40 to 85 -40 to 105 -40 to 125	$^{\circ}C$
Storage Temperature Range	T_{stg}	-55 to 150	$^{\circ}C$

NOTES:

1. Permanent damage can occur if maximum ratings are exceeded. Exposure to voltages or currents in excess of recommended values affects device reliability. Device modules may not operate normally while being exposed to electrical extremes.
2. Although sections of the device contain circuitry to protect against damage from high static voltages or electrical fields, take normal precautions to avoid exposure to voltages higher than maximum-rated voltages.
3. All pins except $\overline{TSTME/TSC}$.
4. All functional non-supply pins are internally clamped to V_{SS} . All functional pins except \overline{EXTAL} , $\overline{TSTME/TSC}$, and \overline{XFC} are internally clamped to V_{DD} .
5. Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions.
6. This parameter is periodically sampled rather than 100% tested.
7. Total input current for all digital input-only and all digital input/output pins must not exceed 10 mA. Exceeding this limit can cause disruption of normal operation.

Table A-2. Thermal Characteristics

Characteristic	Symbol	Value	Unit
Thermal Resistance Plastic 132-Pin Surface Mount	Θ_{JA}	38	$^{\circ}\text{C}/\text{W}$

NOTES:

The average chip-junction temperature (T_J) in C can be obtained from:

$$T_J = T_A + (P_D \times \Theta_{JA}) \quad (1)$$

where

T_A = Ambient Temperature, $^{\circ}\text{C}$

Θ_{JA} = Package Thermal Resistance, Junction-to-Ambient, $^{\circ}\text{C}/\text{W}$

P_D = $P_{INT} + P_{I/O}$

P_{INT} = $I_{DD} \times V_{DD}$, Watts — Chip Internal Power

$P_{I/O}$ = Power Dissipation on Input and Output Pins — User Determined

For most applications $P_{I/O} < P_{INT}$ and can be neglected. An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

$$P_D = K + (T_J + 273^{\circ}\text{C}) \quad (2)$$

Solving equations 1 and 2 for K gives:

$$K = P_D + (T_A + 273^{\circ}\text{C}) + \Theta_{JA} \times P_D^2 \quad (3)$$

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving equations (1) and (2) iteratively for any value of T_A .

Table A-3. Clock Control Timing

(V_{DD} and $V_{DDSYN} = 5.0 \text{ Vdc} \pm 10\%$, $V_{SS} = 0 \text{ Vdc}$, $T_A = T_L$ to T_H ,
32.768 kHz reference)

Characteristic	Symbol	Min	Max	Unit
PLL Reference Frequency Range	f_{ref}	25	50	kHz
System Frequency ¹		dc	16.78	
On-Chip PLL System Frequency	f_{sys}	0.131	16.78	MHz
External Clock Operation		dc	16.78	
PLL Lock Time ²	t_{pll}	—	20	ms
Limp Mode Clock Frequency ³ SYNCR X bit = 0 SYNCR X bit = 1	f_{limp}	— —	$f_{sys \text{ max}/2}$ $f_{sys \text{ max}}$	MHz
CLKOUT Stability ^{4, 5} Short term Long term	C_{stab}	-1.0 -0.5	1.0 0.5	%

NOTES:

- All internal registers retain data at 0 Hz.
- Assumes that stable V_{DDSYN} is applied, that an external filter capacitor with a value of 0.1 μF is attached to the XFC pin, and that the crystal oscillator is stable. Lock time is measured from power-up to $\overline{\text{RESET}}$ release. This specification also applies to the period required for PLL lock after changing the W and Y frequency control bits in the synthesizer control register (SYNCR) while the PLL is running, and to the period required for the clock to lock after LPSTOP.
- Determined by the internal reference voltage applied to the on-chip VCO. The X bit in SYNCR controls a divide by two prescaler on the system clock output.
- Short-term CLKOUT stability is the average deviation from programmed frequency measured over a 2 μs interval at maximum f_{sys} . Long-term CLKOUT stability is the average deviation from programmed frequency measured over a 1 ms interval at maximum f_{sys} . Stability is measured with a stable external clock input applied — variation in crystal oscillator frequency is additive to this figure.
- This parameter is periodically sampled rather than 100% tested.

Table A–4a. MC68331 DC Characteristics (Continued)

(V_{DD} and $V_{DDSYN} = 5.0 \text{ Vdc} \pm 10\%$, $V_{SS} = 0 \text{ Vdc}$, $T_A = T_L$ to T_H)

Characteristic	Symbol	Min	Max	Unit
Power Dissipation ⁷	P_D	—	690	mW
Input Capacitance ^{2, 8}	C_{in}	—	10 20	pF
Load Capacitance ²	C_L	—	90 100 130 200	pF

NOTES:

- Applies to:
 Port D [7:0]
 Port E [7:3]
 Port F [7:0]
 $\overline{TSTME/TSC}$, \overline{BKPT} , \overline{RESET} , \overline{IFETCH} , \overline{RXD}
- Input-Only Pins: $\overline{TSTME/TSC}$, \overline{BKPT} , \overline{RXD}
 Output-Only Pins: \overline{CSBOOT} , $\overline{BG/CS}$, \overline{CLKOUT} , $\overline{FREEZE/QUOT}$, \overline{IPIPE}
 Input/Output Pins:
 Group 1: $\overline{DATA[15:0]}$, \overline{IFETCH}
 Group 2: Port C ($\overline{ADDR23/ECLK}$, $\overline{ADDR[22:19]/CS[9:6]}$, $\overline{FC[2:0]/CS[5:3]}$)
 Port D ($\overline{PCS[3:1]}$, \overline{TXD} , $\overline{PCS0/SS}$)
 Port E ($\overline{DSACK[1:0]}$, \overline{AVEC} , \overline{RMC} , \overline{DS} , \overline{AS} , $\overline{SIZ[1:0]}$)
 Port F ($\overline{IRQ[7:1]}$, \overline{MODCLK})
 $\overline{ADDR[18:0]}$, $\overline{R/W}$, \overline{BERR} , $\overline{BR/CS0}$, $\overline{BGACK/CS2}$
 Group 3: \overline{HALT} , \overline{RESET}
 Group 4: \overline{MISO} , \overline{MOSI} , \overline{SCK}
- Does not apply to \overline{HALT} and \overline{RESET} because they are open drain pins. Does not apply to Port D (\overline{MISO} , \overline{MOSI} , \overline{SCK} , $\overline{PCS0/SS}$, $\overline{PCS[3:1]}$, \overline{TXD}) in wired-OR mode.
- Current measured with system clock frequency of 16.78 MHz, all modules active.
- Use of an active pulldown device is recommended.
- Total operating current is the sum of the appropriate V_{DD} supply and V_{DDSYN} supply current.
- Power dissipation measured with system clock frequency of 16.78 MHz, all modules active. Power dissipation is calculated using the following expression:

$$P_D = \text{Maximum } V_{DD} (I_{DDSYN} + I_{DD})$$
- Input capacitance is periodically sampled rather than 100% tested.

Table A-4b. MC68332/MC68334 DC Characteristics

(V_{DD} and $V_{DDSYN} = 5.0 \text{ Vdc} \pm 10\%$, $V_{SS} = 0 \text{ Vdc}$, $T_A = T_L$ to T_H)

Characteristic	Symbol	Min	Max	Unit
Input High Voltage	V_{IH}	0.7 (V_{DD})	$V_{DD} + 0.3$	V
Input Low Voltage	V_{IL}	$V_{SS} - 0.3$	0.2 (V_{DD})	V
Input Hysteresis ¹	V_{HYS}	0.5	—	V
Input Leakage Current ² $V_{in} = V_{DD}$ or V_{SS} Input-only pins	I_{in}	-2.5	2.5	μA
High Impedance (Off-State) Leakage Current ² $V_{in} = V_{DD}$ or V_{SS} All input/output and output pins	I_{OZ}	-2.5	2.5	μA
CMOS Output High Voltage ^{2, 3} $I_{OH} = -10.0 \mu\text{A}$ Group 1, 2, 4 input/output and all output pins	V_{OH}	$V_{DD} - 0.2$	—	V
CMOS Output Low Voltage ² $I_{OL} = 10.0 \mu\text{A}$ Group 1, 2, 4 input/output and all output pins	V_{OL}	—	0.2	V
Output High Voltage ^{2, 3} $I_{OH} = -0.8 \text{ mA}$ Group 1, 2, 4 input/output and all output pins	V_{OH}	$V_{DD} - 0.8$	—	V
Output Low Voltage ² $I_{OL} = 1.6 \text{ mA}$ Group 1 I/O Pins, CLKOUT, FREEZE/QUOT, IPIPE $I_{OL} = 5.3 \text{ mA}$ Group 2 and Group 4 I/O Pins, CSBOOT, BG/CS $I_{OL} = 12 \text{ mA}$ Group 3	V_{OL}	—	0.4	V
Three State Control Input High Voltage	V_{IHTSC}	1.6 (V_{DD})	9.1	V
Data Bus Mode Select Pull-up Current ⁵ $V_{in} = V_{IL}$ DATA[15:0] $V_{in} = V_{IH}$ DATA[15:0]	I_{MSP}	— -15	-120 —	μA
V_{DD} Supply Current ⁶ RUN ⁴ RUN, TPU emulation mode LPSTOP, 32.768 kHz crystal, VCO Off (STSIM = 0) LPSTOP (External clock input frequency = maximum f_{sys})	I_{DD} I_{DD} S_{IDD} S_{IDD}	— — — —	124 134 350 5	mA mA μA mA
Clock Synthesizer Operating Voltage	V_{DDSYN}	4.5	5.5	V
V_{DDSYN} Supply Current ⁶ 32.768 kHz crystal, VCO on, maximum f_{sys} External Clock, maximum f_{sys} LPSTOP, 32.768 kHz crystal, VCO off (STSIM = 0) 32.768 kHz crystal, V_{DD} powered down	I_{DDSYN} I_{DDSYN} S_{IDDSYN} I_{DDSYN}	— — — —	1 5 150 100	mA mA μA μA
RAM Standby Voltage ⁷ Specified V_{DD} applied Standby mode, $V_{DD} = V_{SS}$	V_{SB}	0.0 3.0	5.5 5.5	V
RAM Standby Current Specified V_{DD} applied Standby mode, $V_{DD} = V_{SS}$	I_{SB} I_{SB}	— —	10 50	μA μA

Table A-4b. MC68332/MC68334 DC Characteristics (Continued)

(V_{DD} and $V_{DDSYN} = 5.0 \text{ Vdc} \pm 10\%$, $V_{SS} = 0 \text{ Vdc}$, $T_A = T_L$ to T_H)

Characteristic	Symbol	Min	Max	Unit
Power Dissipation ⁸	P_D	—	690	mW
Input Capacitance ^{2, 9}				
All input-only pins	C_{in}	—	10	pF
All input/output pins		—	20	
Load Capacitance ²				
Group 1 I/O Pins and CLKOUT, FREEZE/QUOT, IPIPE	C_L	—	90	pF
Group 2 I/O Pins and CSBOOT, BG/CS		—	100	
Group 3 I/O pins		—	130	
Group 4 I/O pins		—	200	

NOTES:

- Applies to:
 TP[15:0]
 Port D [7:0]
 Port E [7:3]
 Port F [7:0]
 TSTME/TSC, BKPT, RESET, IFETCH, T2CLK, RXD
- Input-Only Pins: $\overline{\text{TSTME/TSC}}$, $\overline{\text{BKPT}}$, T2CLK, RXD
 Output-Only Pins: $\overline{\text{CSBOOT}}$, $\overline{\text{BG/CS}}$, CLKOUT, FREEZE/QUOT, IPIPE
 Input/Output Pins:
 Group 1: DATA[15:0], IFETCH, TP[15:0]
 Group 2: Port C (ADDR23/ECLK, ADDR[22:19]/CS[9:6], FC[2:0]/CS[5:3])
 Port D (PCS[3:1], TXD, PCS0/SS)
 Port E (DSACK[1:0], AVEC, RMC, DS, AS, SIZ[1:0])
 Port F (IRQ[7:1], MODCLK)
 ADDR[18:0], R/W, BERR, BR/CS0, BGACK/CS2
 Group 3: $\overline{\text{HALT}}$, $\overline{\text{RESET}}$
 Group 4: MISO, MOSI, SCK
- Does not apply to $\overline{\text{HALT}}$ and $\overline{\text{RESET}}$ because they are open drain pins. Does not apply to Port D (MISO, MOSI, SCK, PCS0/SS, PCS[3:1], TXD) in wired-OR mode.
- Current measured with system clock frequency of 16.78 MHz, all modules active.
- Use of an active pulldown device is recommended.
- Total operating current is the sum of the appropriate V_{DD} supply and V_{DDSYN} supply current.
- The SRAM module will not switch into standby mode as long as V_{SB} does not exceed V_{DD} by more than 0.5 Volt. The SRAM array cannot be accessed while the module is in standby mode.
- Power dissipation measured with system clock frequency of 16.78 MHz, all modules active. Specification does not include TPU emulation mode. Power dissipation is calculated using the following expression:

$$P_D = \text{Maximum } V_{DD} (I_{DDSYN} + I_{DD})$$
- Input capacitance is periodically sampled rather than 100% tested.

Table A-5. AC Timing

(V_{DD} and $V_{DDSYN} = 5.0 \text{ Vdc} \pm 10\%$, $V_{SS} = 0 \text{ Vdc}$, $T_A = T_L$ to T_H)

Num	Characteristic	Symbol	Min	Max	Unit
F1 ²	Frequency of Operation (32.768 kHz crystal)	f	0.13	16.78	MHz
1	Clock Period	t _{cyc}	59.6	—	ns
1A	ECLK Period	t _{Ecyc}	476	—	ns
1B ³	External Clock Input Period	t _{Xcyc}	59.6	—	ns
2, 3	Clock Pulse Width	t _{cw}	24	—	ns
2A, 3A	ECLK Pulse Width	t _{ECW}	236	—	ns
2B, 3B ³	External Clock Input High/Low Time	t _{XCHL}	29.8	—	ns
4, 5	Clock Rise and Fall Time	t _{Crf}	—	5	ns
4A, 5A	Rise and Fall Time — All Outputs except CLKOUT	t _{rf}	—	8	ns
4B, 5B	External Clock Rise and Fall Time	t _{XCrf}	—	5	ns
6	Clock High to Address, FC, SIZE, RMC Valid	t _{CHAV}	0	29	ns
7	Clock High to Address, Data, FC, SIZE, RMC High Impedance	t _{CHAZx}	0	59	ns
8	Clock High to Address, FC, SIZE, RMC Invalid	t _{CHAZn}	0	—	ns
9	Clock Low to AS, DS, CS Asserted	t _{CLSA}	2	25	ns
9A ⁴	AS to DS or CS Asserted (Read)	t _{STSA}	-15	15	ns
9C	Clock Low to IFETCH, IPIPE Asserted	t _{CLIA}	2	22	ns
11	Address, FC, SIZE, RMC Valid to AS, CS (and DS Read) Asserted	t _{AVSA}	15	—	ns
12	Clock Low to AS, DS, CS Negated	t _{CLSN}	2	29	ns
12A	Clock Low to IFETCH, IPIPE Negated	t _{CLIN}	2	22	ns
13	AS, DS, CS Negated to Address, FC, SIZE Invalid (Address Hold)	t _{SNAI}	15	—	ns
14	AS, CS (and DS Read) Width Asserted	t _{SWA}	100	—	ns
14A	DS, CS Width Asserted (Write)	t _{SWAW}	45	—	ns
14B	AS, CS (and DS Read) Width Asserted (Fast Write Cycle)	t _{SWDW}	40	—	ns
15 ⁵	AS, DS, CS Width Negated	t _{SN}	40	—	ns
16	Clock High to AS, DS, R/W High Impedance	t _{CHSZ}	—	59	ns
17	AS, DS, CS Negated to R/W High	t _{SNRN}	15	—	ns
18	Clock High to R/W High	t _{CHRH}	0	29	ns
20	Clock High to R/W Low	t _{CHRL}	0	29	ns
21	R/W High to AS, CS Asserted	t _{RAAA}	15	—	ns
22	R/W Low to DS, CS Asserted (Write)	t _{RASA}	70	—	ns
23	Clock High to Data Out Valid	t _{CHDO}	—	29	ns

Table A-5. AC Timing (Continued)

(V_{DD} and $V_{DDSYN} = 5.0 \text{ Vdc} \pm 10\%$, $V_{SS} = 0 \text{ Vdc}$, $T_A = T_L$ to T_H)

Num	Characteristic	Symbol	Min	Max	Unit
24	Data Out Valid to Negating Edge of \overline{AS} , \overline{CS} (Fast Write Cycle)	t_{DVASN}	15	—	ns
25	\overline{DS} , \overline{CS} Negated to Data Out Invalid (Data Out Hold)	$t_{SND OI}$	15	—	ns
26	Data Out Valid to \overline{DS} , \overline{CS} Asserted (Write)	t_{DVSA}	15	—	ns
27	Data In Valid to Clock Low (Data Setup)	$t_{DI CL}$	5	—	ns
27A	Late \overline{BERR} , \overline{HALT} Asserted to Clock Low (Setup Time)	$t_{BEL CL}$	20	—	ns
28	\overline{AS} , \overline{DS} Negated to $\overline{DSACK}[1:0]$, \overline{BERR} , \overline{HALT} , \overline{AVEC} Negated	$t_{SND N}$	0	80	ns
29 ⁶	\overline{DS} , \overline{CS} Negated to Data In Invalid (Data In Hold)	$t_{SND I}$	0	—	ns
29A ^{6,7}	\overline{DS} , \overline{CS} Negated to Data In High Impedance	t_{SHDI}	—	55	ns
30 ⁶	CLKOUT Low to Data In Invalid (Fast Cycle Hold)	t_{CLDI}	15	—	ns
30A ⁶	CLKOUT Low to Data In High Impedance	t_{CLDH}	—	90	ns
31 ⁸	$\overline{DSACK}[1:0]$ Asserted to Data In Valid	t_{DADI}	—	50	ns
33	Clock Low to \overline{BG} Asserted/Negated	t_{CLBAN}	—	29	ns
35 ⁹	\overline{BR} Asserted to \overline{BG} Asserted (\overline{RMC} Not Asserted)	t_{BRAGA}	1	—	t_{cyc}
37	\overline{BGACK} Asserted to \overline{BG} Negated	t_{GAGN}	1	2	t_{cyc}
39	\overline{BG} Width Negated	t_{GH}	2	—	t_{cyc}
39A	\overline{BG} Width Asserted	t_{GA}	1	—	t_{cyc}
46	$\overline{R/W}$ Width Asserted (Write or Read)	t_{RWA}	150	—	ns
46A	$\overline{R/W}$ Width Asserted (Fast Write or Read Cycle)	t_{RWAS}	90	—	ns
47A	Asynchronous Input Setup Time \overline{BR} , \overline{BGACK} , $\overline{DSACK}[1:0]$, \overline{BERR} , \overline{AVEC} , \overline{HALT}	$t_{AI ST}$	5	—	ns
47B	Asynchronous Input Hold Time	$t_{AI HT}$	15	—	ns
48 ¹⁰	$\overline{DSACK}[1:0]$ Asserted to \overline{BERR} , \overline{HALT} Asserted	t_{DABA}	—	30	ns
53	Data Out Hold from Clock High	t_{DOCH}	0	—	ns
54	Clock High to Data Out High Impedance	t_{CHDH}	—	28	ns
55	$\overline{R/W}$ Asserted to Data Bus Impedance Change	t_{RADC}	40	—	ns
56	\overline{RESET} Pulse Width (Reset Instruction)	t_{HRPW}	512	—	t_{cyc}
57	\overline{BERR} Negated to \overline{HALT} Negated (Rerun)	t_{BNHN}	0	—	ns
70	Clock Low to Data Bus Driven (Show)	t_{SCLDD}	0	29	ns
71	Data Setup Time to Clock Low (Show)	t_{SCLDS}	15	—	ns
72	Data Hold from Clock Low (Show)	t_{SCLDH}	10	—	ns
73	\overline{BKPT} Input Setup Time	t_{BKST}	15	—	ns

Table A-5. AC Timing (Continued)

(V_{DD} and $V_{DDSYN} = 5.0 \text{ Vdc} \pm 10\%$, $V_{SS} = 0 \text{ Vdc}$, $T_A = T_L$ to T_H)

Num	Characteristic	Symbol	Min	Max	Unit
74	BKPT Input Hold Time	t_{BKHT}	10	—	ns
75	Mode Select Setup Time	t_{MSS}	20	—	t_{cyc}
76	Mode Select Hold Time	t_{MSH}	0	—	ns
77	RESET Assertion Time ¹¹	t_{RSTA}	4	—	t_{cyc}
78	RESET Rise Time ^{12, 13}	t_{RSTR}	—	10	t_{cyc}

NOTES:

- All AC timing is shown with respect to 20% V_{DD} and 70% V_{DD} levels unless otherwise noted.
- Minimum system clock frequency is four times the crystal frequency, subject to specified limits.
- Minimum external clock high and low times are based on a 50% duty cycle. The minimum allowable t_{XCYC} period will be reduced when the duty cycle of the external clock signal varies. The relationship between external clock input duty cycle and minimum t_{XCYC} is expressed:

$$\text{Minimum } t_{XCYC} \text{ period} = \text{minimum } t_{XCHL} / (50\% - \text{external clock input duty cycle tolerance}).$$
 To achieve maximum operating frequency (f_{sys}) while using an external clock input, adjust clock input duty cycle to obtain a 50% duty cycle on CLKOUT.
- Specification 9A is the worst-case skew between \overline{AS} and \overline{DS} or \overline{CS} . The amount of skew depends on the relative loading of these signals. When loads are kept within specified limits, skew will not cause \overline{AS} and \overline{DS} to fall outside the limits shown in specification 9.
- If multiple chip selects are used, \overline{CS} width negated (specification 15) applies to the time from the negation of a heavily loaded chip select to the assertion of a lightly loaded chip select. The \overline{CS} width negated specification between multiple chip selects does not apply to chip selects being used for synchronous ECLK cycles.
- These hold times are specified with respect to \overline{DS} or \overline{CS} on asynchronous reads and with respect to CLKOUT on fast cycle reads. The user is free to use either hold time.
- Maximum value is equal to $(t_{cyc} / 2) + 25 \text{ ns}$.
- If the asynchronous setup time (specification 47A) requirements are satisfied, the $\overline{DSACK}[1:0]$ low to data setup time (specification 31) and $\overline{DSACK}[1:0]$ low to BERR low setup time (specification 48) can be ignored. The data must only satisfy the data-in to clock low setup time (specification 27) for the following clock cycle. BERR must satisfy only the late BERR low to clock low setup time (specification 27A) for the following clock cycle.
- To ensure coherency during every operand transfer, \overline{BG} will not be asserted in response to \overline{BR} until after all cycles of the current operand transfer are complete and \overline{RMC} is negated.
- In the absence of $\overline{DSACK}[1:0]$, \overline{BERR} is an asynchronous input using the asynchronous setup time (specification 47A).
- After external \overline{RESET} negation is detected, a short transition period (approximately $2 t_{cyc}$) elapses, then the SIM drives \overline{RESET} low for $512 t_{cyc}$.
- External assertion of the \overline{RESET} input can overlap internally-generated resets. To insure that an external reset is recognized in all cases, \overline{RESET} must be asserted for at least 590 CLKOUT cycles.
- External logic must pull \overline{RESET} high during this period in order for normal MCU operation to begin.
- Address access time = $(2.5 + WS) t_{cyc} - t_{CHAV} - t_{DICL}$
 Chip select access time = $(2 + WS) t_{cyc} - t_{CLSA} - t_{DICL}$
 Where: WS = number of wait states. When fast termination is used (2 clock bus) WS = -1.

Table A–6. Background Debugging Mode Timing $(V_{DD} = 5.0 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H)$

Num	Characteristic	Symbol	Min	Max	Unit
B0	DSI Input Setup Time	t_{DSISU}	15	—	ns
B1	DSI Input Hold Time	t_{DSIH}	10	—	ns
B2	DSCLK Setup Time	t_{DSCSU}	15	—	ns
B3	DSCLK Hold Time	t_{DSCH}	10	—	ns
B4	DSO Delay Time	t_{DSOD}	—	25	ns
B5	DSCLK Cycle Time	t_{DSCCYC}	2	—	t_{cyc}
B6	CLKOUT High to FREEZE Asserted/Negated	t_{FRZAN}	—	50	ns
B7	CLKOUT High to IFETCH High Impedance	t_{IFZ}	—	50	ns
B8	CLKOUT High to IFETCH Valid	t_{IF}	—	50	ns
B9	DSCLK Low Time	t_{DSCLO}	1	—	t_{cyc}

NOTES:

1. All AC timing is shown with respect to 20% V_{DD} and 70% V_{DD} levels unless otherwise noted.

Table A–7. ECLK Bus Timing $(V_{DD} = 5.0 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H)$

Num	Characteristic	Symbol	Min	Max	Unit
E1 ²	ECLK Low to Address Valid	t_{EAD}	—	60	ns
E2	ECLK Low to Address Hold	t_{EAH}	10	—	ns
E3	ECLK Low to \overline{CS} Valid (\overline{CS} delay)	t_{ECSD}	—	150	ns
E4	ECLK Low to \overline{CS} Hold	t_{ECSH}	15	—	ns
E5	\overline{CS} Negated Width	t_{ECSN}	30	—	ns
E6	Read Data Setup Time	t_{EDSR}	30	—	ns
E7	Read Data Hold Time	t_{EDHR}	15	—	ns
E8	ECLK Low to Data High Impedance	t_{EDHZ}	—	60	ns
E9	\overline{CS} Negated to Data Hold (Read)	t_{ECDH}	0	—	ns
E10	\overline{CS} Negated to Data High Impedance	t_{ECDZ}	—	1	t_{cyc}
E11	ECLK Low to Data Valid (Write)	t_{EDDW}	—	2	t_{cyc}
E12	ECLK Low to Data Hold (Write)	t_{EDHW}	5	—	ns
E13	\overline{CS} Negated to Data Hold (Write)	t_{ECHW}	0	—	ns
E14 ³	Address Access Time (Read)	t_{EACC}	386	—	ns
E15 ⁴	Chip Select Access Time (Read)	t_{EACS}	296	—	ns
E16	Address Setup Time	t_{EAS}	1/2	—	t_{cyc}

NOTES:

1. All AC timing is shown with respect to 20% V_{DD} and 70% V_{DD} levels unless otherwise noted.
2. When the previous bus cycle is not an ECLK cycle, the address may be valid before ECLK goes low.
3. Address access time = $t_{Eacc} - t_{EAD} - t_{EDSR}$.
4. Chip select access time = $t_{Eacc} - t_{ECSD} - t_{EDSR}$.


Table A-8. QSPI Timing

($V_{DD} = 5.0 \text{ Vdc} \pm 10\%$, $V_{SS} = 0 \text{ Vdc}$, $T_A = T_L$ to T_H , 200 pF load on all QSPI pins)

Num	Function	Symbol	Min	Max	Unit
	Operating Frequency Master Slave	f_{op}	DC DC	1/4 1/4	System Clock Frequency System Clock Frequency
1	Cycle Time Master Slave	t_{qcy}	4 4	510 —	t_{cyc} t_{cyc}
2	Enable Lead Time Master Slave	t_{lead}	2 2	128 —	t_{cyc} t_{cyc}
3	Enable Lag Time Master Slave	t_{lag}	— 2	1/2 —	SCK t_{cyc}
4	Clock (SCK) High or Low Time Master Slave ²	t_{sw}	$2 t_{cyc} - 60$ $2 t_{cyc} - n$	255 t_{cyc} —	ns ns
5	Sequential Transfer Delay Master Slave (Does Not Require Deselect)	t_{td}	17 13	8192 —	t_{cyc} t_{cyc}
6	Data Setup Time (Inputs) Master Slave	t_{su}	30 20	— —	ns ns
7	Data Hold Time (Inputs) Master Slave	t_{hi}	0 20	— —	ns ns
8	Slave Access Time	t_a	—	1	t_{cyc}
9	Slave MISO Disable Time	t_{dis}	—	2	t_{cyc}
10	Data Valid (after SCK Edge) Master Slave	t_v	— —	50 50	ns ns
11	Data Hold Time (Outputs) Master Slave	t_{ho}	0 0	— —	ns ns
12	Rise Time Input Output	t_{ri} t_{ro}	— —	2 30	μs ns
13	Fall Time Input Output	t_{fi} t_{fo}	— —	2 30	μs ns

NOTES:


1. All AC timing is shown with respect to 20% V_{DD} and 70% V_{DD} levels unless otherwise noted.
2. In formula, $n = \text{External SCK rise} + \text{External SCK fall time}$



68300 CLKOUT TIM

NOTE: Timing shown with respect to 20% and 70% V_{DD} .


Figure A-1. CLKOUT Output Timing Diagram



68300 EXT CLK INPUT TIM

NOTE: Timing shown with respect to 20% and 70% V_{DD} . Pulse width shown with respect to 50% V_{DD} .

Figure A-2. External Clock Input Timing Diagram



68300 ECLK OUTPUT TIM

NOTE: Timing shown with respect to 20% and 70% V_{DD} .

Figure A-3. ECLK Output Timing Diagram

Key to Figures A-1, A-2, A-3
(Abstracted from Table A-5; see table for complete notes)


Num	Characteristic	Symbol	Min	Max	Units
1	Clock Period	t_{cyc}	59.6	—	ns
1A	ECLK Period	t_{Ecyc}	476	—	ns
1B ³	External Clock Input Period	t_{Xcyc}	59.6	—	ns
2, 3	Clock Pulse Width	t_{CW}	24	—	ns
2A, 3A	ECLK Pulse Width	t_{ECW}	236	—	ns
2B,3B ³	External Clock Input High/Low Time	t_{XCHL}	29.8	—	ns
4, 5	Clock Rise and Fall Time	t_{Crf}	—	5	ns
4A, 5A	ECLK Rise and Fall Time	t_{Erf}	—	8	ns
4B, 5B	External Clock Rise and Fall Time	t_{XCrf}	—	5	ns

NOTES:

1. All AC timing is shown with respect to 20% V_{DD} and 70% V_{DD} levels unless otherwise noted.
3. Minimum external clock high and low times are based on a 50% duty cycle. The minimum allowable t_{XCYC} period will be reduced when the duty cycle of the external clock signal varies. The relationship between external clock input duty cycle and minimum t_{XCYC} is expressed:

$$\text{Minimum } t_{XCYC} \text{ period} = \text{minimum } t_{XCHL} / (50\% - \text{external clock input duty cycle tolerance}).$$

To achieve maximum operating frequency (f_{sys}) while using an external clock input, adjust clock input duty cycle to obtain a 50% duty cycle on CLKOUT.



68300 RD CYC TIM


Figure A-4. Read Cycle Timing Diagram

Key to Figure A-4
(Abstracted from Table A-5; see table for complete notes)

Num	Characteristic	Symbol	Min	Max	Units
6	Clock High to Address, FC, SIZE, \overline{RMC} Valid	tCHAV	0	29	ns
8	Clock High to Address, FC, SIZE, \overline{RMC} Invalid	tCHAZn	0	—	ns
9	Clock Low to \overline{AS} , \overline{DS} , \overline{CS} Asserted	tCLSA	2	25	ns
9A ⁴	\overline{AS} to \overline{DS} or \overline{CS} Asserted (Read)	tSTSA	-15	15	ns
9C	Clock Low to \overline{IFETCH} , \overline{IPIPE} Asserted	tCLIA	2	22	ns
11	Address, FC, SIZE, \overline{RMC} Valid to \overline{AS} , \overline{CS} (and \overline{DS} Read) Asserted	tAVSA	15	—	ns
12	Clock Low to \overline{AS} , \overline{DS} , \overline{CS} Negated	tCLSN	2	29	ns
12A	Clock Low to \overline{IFETCH} , \overline{IPIPE} Negated	tCLIN	2	22	ns
13	\overline{AS} , \overline{DS} , \overline{CS} Negated to Address, FC, SIZE Invalid (Address Hold)	tSNAI	15	—	ns
14	\overline{AS} , \overline{CS} (and \overline{DS} Read) Width Asserted	tSWA	100	—	ns
15 ⁵	\overline{AS} , \overline{DS} , \overline{CS} Width Negated	tSN	40	—	ns
18	Clock High to \overline{RW} High	tCHRH	0	29	ns
20	Clock High to \overline{RW} Low	tCHRL	0	29	ns
21	\overline{RW} High to \overline{AS} , \overline{CS} Asserted	tRAAA	15	—	ns
27	Data In Valid to Clock Low (Data Setup)	tDICL	5	—	ns
27A	Late BERR, HALT Asserted to Clock Low (Setup Time)	tBELCL	20	—	ns
28	\overline{AS} , \overline{DS} Negated to $\overline{DSACK}[1:0]$, BERR, HALT, AVEC Negated	tSNDN	0	80	ns
29 ⁶	\overline{DS} , \overline{CS} Negated to Data In Invalid (Data In Hold)	tSNDI	0	—	ns
29A ^{6,7}	\overline{DS} , \overline{CS} Negated to Data In High Impedance	tSHDI	—	55	ns
31 ⁸	$\overline{DSACK}[1:0]$ Asserted to Data In Valid	tDADI	—	50	ns
46	\overline{RW} Width Asserted (Write or Read)	tRWA	150	—	ns
47A	Asynchronous Input Setup Time BR, BGACK, $\overline{DSACK}[1:0]$, BERR, AVEC, HALT	tAIST	5	—	ns
47B	Asynchronous Input Hold Time	tAIHT	15	—	ns
48 ¹⁰	$\overline{DSACK}[1:0]$ Asserted to BERR, HALT Asserted	tDABA	—	30	ns
73	BKPT Input Setup Time	tBKST	15	—	ns
74	BKPT Input Hold Time	tBKHT	10	—	ns

NOTES:

- All AC timing is shown with respect to 20% V_{DD} and 70% V_{DD} levels unless otherwise noted.
- Specification 9A is the worst-case skew between \overline{AS} and \overline{DS} or \overline{CS} . The amount of skew depends on the relative loading of these signals. When loads are kept within specified limits, skew will not cause \overline{AS} and \overline{DS} to fall outside the limits shown in specification 9.
- If multiple chip selects are used, \overline{CS} width negated (specification 15) applies to the time from the negation of a heavily loaded chip select to the assertion of a lightly loaded chip select. The \overline{CS} width negated specification between multiple chip selects does not apply to chip selects being used for synchronous ECLK cycles.
- These hold times are specified with respect to \overline{DS} or \overline{CS} on asynchronous reads and with respect to CLKOUT on synchronous reads. The user is free to use either hold time.
- Maximum value is equal to $(t_{cyc} / 2) + 25$ ns.
- If the asynchronous setup time (specification 47A) requirements are satisfied, the $\overline{DSACK}[1:0]$ low to data setup time (specification 31) and $\overline{DSACK}[1:0]$ low to BERR low setup time (specification 48) can be ignored. The data must only satisfy the data-in to clock low setup time (specification 27) for the following clock cycle. BERR must satisfy only the late BERR low to clock low setup time (specification 27A) for the following clock cycle.
- In the absence of $\overline{DSACK}[1:0]$, BERR is an asynchronous input using the asynchronous setup time (specification 47A).



68300 WR CYC TIM

Figure A-5. Write Cycle Timing Diagram


Key to Figure A-5

(Abstracted from Table A-5; see table for complete notes)

Num	Characteristic	Symbol	Min	Max	Units
6	Clock High to Address, FC, SIZE, RMC Valid	t _{CHAV}	0	29	ns
8	Clock High to Address, FC, SIZE, RMC Invalid	t _{CHAZ_n}	0	—	ns
9	Clock Low to \overline{AS} , \overline{DS} , \overline{CS} Asserted	t _{CLSA}	2	25	ns
11	Address, FC, SIZE, RMC Valid to \overline{AS} , \overline{CS} (and \overline{DS} Read) Asserted	t _{AVSA}	15	—	ns
12	Clock Low to \overline{AS} , \overline{DS} , \overline{CS} Negated	t _{CLSN}	2	29	ns
13	\overline{AS} , \overline{DS} , \overline{CS} Negated to Address, FC, SIZE Invalid (Address Hold)	t _{SNAI}	15	—	ns
14	\overline{AS} , \overline{CS} (and \overline{DS} Read) Width Asserted	t _{SWA}	100	—	ns
14A	\overline{DS} , \overline{CS} Width Asserted Write	t _{SWAW}	45	—	ns
15 ⁵	\overline{AS} , \overline{DS} , \overline{CS} Width Negated	t _{SN}	40	—	ns
17	\overline{AS} , \overline{DS} , \overline{CS} Negated to R/W High	t _{SNRN}	15	—	ns
20	Clock High to R/W Low	t _{CHRL}	0	29	ns
22	R/W Low to \overline{DS} , \overline{CS} Asserted (Write)	t _{RASA}	70	—	ns
23	Clock High to Data Out Valid	t _{CHDO}	—	29	ns
25	\overline{DS} , \overline{CS} Negated to Data Out Invalid (Data Out Hold)	t _{SNDOI}	15	—	ns
26	Data Out Valid to \overline{DS} , \overline{CS} Asserted (Write)	t _{DVSA}	15	—	ns
27A	Late \overline{BERR} , \overline{HALT} Asserted to Clock Low (Setup Time)	t _{BELCL}	20	—	ns
28	\overline{AS} , \overline{DS} Negated to $\overline{DSACK[1:0]}$, \overline{BERR} , \overline{HALT} , \overline{AVEC} Negated	t _{SNDN}	0	80	ns
46	R/W Width Asserted (Write or Read)	t _{RWA}	150	—	ns
47A	Asynchronous Input Setup Time \overline{BR} , \overline{BGACK} , $\overline{DSACK[1:0]}$, \overline{BERR} , \overline{AVEC} , \overline{HALT}	t _{AIST}	5	—	ns
48 ¹⁰	$\overline{DSACK[1:0]}$ Asserted to \overline{BERR} , \overline{HALT} Asserted	t _{DABA}	—	30	ns
53	Data Out Hold from Clock High	t _{DOCH}	0	—	ns
54	Clock High to Data Out High Impedance	t _{CHDH}	—	28	ns
73	\overline{BKPT} Input Setup Time	t _{BKST}	15	—	ns
74	\overline{BKPT} Input Hold Time	t _{BKHT}	10	—	ns

NOTES:

- All AC timing is shown with respect to 20% V_{DD} and 70% V_{DD} levels unless otherwise noted.
- If multiple chip selects are used, \overline{CS} width negated (specification 15) applies to the time from the negation of a heavily loaded chip select to the assertion of a lightly loaded chip select. The \overline{CS} width negated specification between multiple chip selects does not apply to chip selects being used for synchronous ECLK cycles.
- In the absence of $\overline{DSACK[1:0]}$, \overline{BERR} is an asynchronous input using the asynchronous setup time (specification 47A).



68300 SHW CYC TIM

Figure A-6. Show Cycle Timing Diagram


Key to Figure A-6

(Abstracted from Table A-5; see table for complete notes)

Num	Characteristic	Symbol	Min	Max	Units
6	Clock High to Address, FC, SIZE, \overline{RMC} Valid	t_{CHAV}	0	29	ns
8	Clock High to Address, FC, SIZE, \overline{RMC} Invalid	t_{CHAZn}	0	—	ns
9	Clock Low to \overline{AS} , \overline{DS} , \overline{CS} Asserted	t_{CLSA}	2	25	ns
12	Clock Low to \overline{AS} , \overline{DS} , \overline{CS} Negated	t_{CLSN}	2	29	ns
15 ⁵	\overline{AS} , \overline{DS} , \overline{CS} Width Negated	t_{SN}	40	—	ns
18	Clock High to $\overline{R/W}$ High	t_{CHRH}	0	29	ns
20	Clock High to $\overline{R/W}$ Low	t_{CHRL}	0	29	ns
70	Clock Low to Data Bus Driven (Show)	t_{SCLDD}	0	29	ns
71	Data Setup Time to Clock Low (Show)	t_{SCLDS}	15	—	ns
72	Data Hold from Clock Low (Show)	t_{SCLDH}	10	—	ns
73	\overline{BKPT} Input Setup Time	t_{BKST}	15	—	ns
74	\overline{BKPT} Input Hold Time	t_{BKHT}	10	—	ns

NOTES:

- All AC timing is shown with respect to 20% V_{DD} and 70% V_{DD} levels unless otherwise noted.
- If multiple chip selects are used, \overline{CS} width negated (specification 15) applies to the time from the negation of a heavily loaded chip select to the assertion of a lightly loaded chip select. The \overline{CS} width negated specification between multiple chip selects does not apply to chip selects being used for synchronous ECLK cycles.



68300 RST/MODE SEL TIM

Figure A-7. Reset and Mode Select Timing Diagram


Key to Figure A-7

(Abstracted from Table A-5; see table for complete notes)

Num	Characteristic	Symbol	Min	Max	Units
75	Mode Select Setup Time	t_{MSS}	20	—	t_{cyc}
76	Mode Select Hold Time	t_{MSH}	0	—	ns
77	\overline{RESET} Assertion Time ^{11, 12}	t_{RSTA}	4	—	t_{cyc}
78	\overline{RESET} Rise Time ¹³	t_{RSTR}	—	10	t_{cyc}

NOTES:

1. All AC timing is shown with respect to 20% V_{DD} and 70% V_{DD} levels unless otherwise noted.
11. After external \overline{RESET} negation is detected, a short transition period (approximately $2 t_{cyc}$) elapses, then the SIM drives \overline{RESET} low for $512 t_{cyc}$.
12. External assertion of the \overline{RESET} input can overlap internally-generated resets. To insure that an external reset is recognized in all cases, \overline{RESET} must be asserted for at least 590 CLKOUT cycles.
13. External logic must pull \overline{RESET} high during this period in order for normal MCU operation to begin.



68300 BUS ARB TIM


Figure A-8. Bus Arbitration Timing Diagram — Active Bus Case

Key to Figure A-8
(Abstracted from Table A-5; see table for complete notes)

Num	Characteristic	Symbol	Min	Max	Units
7	Clock High to Address, Data, FC, SIZE, RMC High Impedance	tCHAZx	0	59	ns
16	Clock High to AS, DS, R/W High Impedance	tCHSZ	—	59	ns
33	Clock Low to $\overline{\text{BG}}$ Asserted/Negated	tCLBA	—	29	ns
35 ⁹	$\overline{\text{BR}}$ Asserted to $\overline{\text{BG}}$ Asserted (RMC Not Asserted)	tBRAGA	1	—	t _{cyc}
37	$\overline{\text{BGACK}}$ Asserted to $\overline{\text{BG}}$ Negated	tGAGN	1	2	t _{cyc}
39A	$\overline{\text{BG}}$ Width Asserted	tGA	1	—	t _{cyc}
47A	Asynchronous Input Setup Time BR, BGACK, DSACK[1:0], BERR, AVEC, HALT	tAIST	5	—	ns

NOTES:

1. All AC timing is shown with respect to 20% V_{DD} and 70% V_{DD} levels unless otherwise noted.
9. To ensure coherency during every operand transfer, $\overline{\text{BG}}$ will not be asserted in response to $\overline{\text{BR}}$ until after all cycles of the current operand transfer are complete and RMC is negated.



68300 BUS ARB TIM IDLE


Figure A-9. Bus Arbitration Timing Diagram — Idle Bus Case

Key to Figure A-9
(Abstracted from Table A-5; see table for complete notes)

Num	Characteristic	Symbol	Min	Max	Units
33	Clock Low to \overline{BG} Asserted/Negated	t_{CLBA}	—	29	ns
35 ⁹	\overline{BR} Asserted to \overline{BG} Asserted (RMC Not Asserted)	t_{BRAGA}	1	—	t_{cyc}
37	\overline{BGACK} Asserted to \overline{BG} Negated	t_{GAGN}	1	2	t_{cyc}
47A	Asynchronous Input Setup Time \overline{BR} , \overline{BGACK} , $\overline{DSACK}[1:0]$, \overline{BERR} , \overline{AVEC} , \overline{HALT}	t_{AIST}	5	—	ns

NOTES:

1. All AC timing is shown with respect to 20% V_{DD} and 70% V_{DD} levels unless otherwise noted.
9. To ensure coherency during every operand transfer, \overline{BG} will not be asserted in response to \overline{BR} until after all cycles of the current operand transfer are complete and RMC is negated.



68300 FAST RD CYC TIM

Figure A-10. Fast Termination Read Cycle Timing Diagram


Key to Figure A-10

(Abstracted from Table A-5; see table for complete notes)

Num	Characteristic	Symbol	Min	Max	Units
6	Clock High to Address, FC, SIZE, \overline{RMC} Valid	tCHAV	0	29	ns
8	Clock High to Address, FC, SIZE, \overline{RMC} Invalid	tCHAZn	0	—	ns
9	Clock Low to \overline{AS} , \overline{DS} , \overline{CS} Asserted	tCLSA	2	25	ns
12	Clock Low to \overline{AS} , \overline{DS} , \overline{CS} Negated	tCLSN	2	29	ns
14B	\overline{AS} , \overline{CS} (and \overline{DS} Read) Width Asserted	tSWDW	40	—	ns
18	Clock High to $\overline{R/W}$ High	tCHRH	0	29	ns
20	Clock High to $\overline{R/W}$ Low	tCHRL	0	29	ns
27	Data In Valid to Clock Low (Data Setup)	tDIDL	5	—	ns
29 ⁶	\overline{DS} , \overline{CS} Negated to Data In Invalid (Data In Hold)	tSNDI	0	—	ns
29A ^{6, 7}	\overline{DS} , \overline{CS} Negated to Data In High Impedance	tSHDI	—	55	ns
30 ⁶	CLKOUT Low to Data In Invalid	tCLDI	15	—	ns
30A ⁶	CLKOUT Low to Data In High Impedance	tCLDH	—	90	ns
46A	$\overline{R/W}$ Width Asserted	tRWAS	90	—	ns
73	\overline{BKPT} Input Setup Time	tBKST	15	—	ns
74	\overline{BKPT} Input Hold Time	tBKHT	10	—	ns

NOTES:

1. All AC timing is shown with respect to 20% V_{DD} and 70% V_{DD} levels unless otherwise noted.
6. These hold times are specified with respect to \overline{DS} or \overline{CS} on asynchronous reads and with respect to CLKOUT on synchronous reads. The user is free to use either hold time.
7. Maximum value is equal to $(t_{cyc} / 2) + 25$ ns.



88300 FAST WR CYC TIM

Figure A-11. Fast Termination Write Cycle Timing Diagram


Key to Figure A-11

(Abstracted from Table A-5; see table for complete notes)

Num	Characteristic	Symbol	Min	Max	Units
6	Clock High to Address, FC, SIZE, \overline{RMC} Valid	tCHAV	0	29	ns
8	Clock High to Address, FC, SIZE, \overline{RMC} Invalid	tCHAZn	0	—	ns
9	Clock Low to \overline{AS} , \overline{DS} , \overline{CS} Asserted	tCLSA	2	25	ns
12	Clock Low to \overline{AS} , \overline{DS} , \overline{CS} Negated	tCLSN	2	29	ns
14B	\overline{AS} , \overline{CS} (and \overline{DS} Read) Width Asserted	tSWDW	40	—	ns
18	Clock High to R/W High	tCHRH	0	29	ns
20	Clock High to R/W Low	tCHRL	0	29	ns
23	Clock High to Data Out Valid	tCHDO	—	29	ns
24	Data Out Valid to Negating Edge of \overline{AS} , \overline{CS}	tDVASN	15	—	ns
25	\overline{DS} , \overline{CS} Negated to Data Out Invalid (Data Out Hold)	tSNDOI	15	—	ns
46A	R/W Width Asserted	tRWAS	90	—	ns
73	\overline{BKPT} Input Setup Time	tBKST	15	—	ns
74	\overline{BKPT} Input Hold Time	tBKHT	10	—	ns

NOTES:

1. All AC timing is shown with respect to 20% V_{DD} and 70% V_{DD} levels unless otherwise noted.



NOTE: Shown with ECLK = system clock/8 — EDIV bit in clock synthesizer control register (SYNCR) = 0.

Figure A-12. ECLK Timing Diagram


Key to Figure A-12

(Abstracted from Table A-7; see table for complete notes)

Num	Characteristic	Symbol	Min	Max	Units
1A	ECLK Period	$t_{E\text{cyc}}$	476	—	ns
2A, 3A	ECLK Pulse Width	$t_{E\text{CW}}$	236	—	ns
4A, 5A	Rise and Fall Time — All Outputs except CLKOUT	$t_{E\text{rf}}$	—	8	ns
E1 ²	ECLK Low to Address and R/W Valid	$t_{E\text{AD}}$	—	60	ns
E2	ECLK Low to Address and R/W Hold	$t_{E\text{AH}}$	10	—	ns
E3	ECLK Low to CS Valid (CS delay)	$t_{E\text{CSD}}$	—	150	ns
E4	ECLK Low to CS Hold	$t_{E\text{CSH}}$	15	—	ns
E5	CS Negated Width	$t_{E\text{CSN}}$	30	—	ns
E6	Read Data Setup Time	$t_{E\text{DSR}}$	30	—	ns
E7	Read Data Hold Time	$t_{E\text{DHR}}$	15	—	ns
E8	ECLK Low to Data High Impedance	$t_{E\text{DHZ}}$	—	60	ns
E9	CS Negated to Data Hold (Read)	$t_{E\text{CDH}}$	0	—	ns
E10	CS Negated to Data High Impedance	$t_{E\text{CDZ}}$	—	1	t_{cyc}
E11	ECLK Low to Data Valid (Write)	$t_{E\text{DDW}}$	—	2	t_{cyc}
E12	ECLK Low to Data Hold (Write)	$t_{E\text{DHW}}$	5	—	ns
E13	CS Negated to Data Hold (Write)	$t_{E\text{CHW}}$	0	—	ns
E14 ³	Address Access Time (Read)	$t_{E\text{ACC}}$	386	—	ns
E15 ⁴	Chip Select Access Time (Read)	$t_{E\text{ACS}}$	296	—	ns
E16	Address Setup Time	$t_{E\text{AS}}$	1/2	—	t_{cyc}

NOTES:

1. All AC timing is shown with respect to 20% V_{DD} and 70% V_{DD} levels unless otherwise noted.
2. When the previous bus cycle is not a synchronous ECLK bus cycle, the address may be valid before ECLK goes low.
3. Address access time = $t_{E\text{cyc}} - t_{E\text{AD}} - t_{E\text{DSR}}$.
4. Chip select access time = $t_{E\text{cyc}} - t_{E\text{CSD}} - t_{E\text{DSR}}$.



08300 CHIP SEL TIM

NOTE: AS and DS timing shown for reference only.


Figure A-13. Chip Select Timing Diagram

Key to Figure A-13
(Abstracted from Table A-5; see table for complete notes)

Num	Characteristic	Symbol	Min	Max	Units
6	Clock High to Address, FC, SIZE, \overline{RMC} Valid	t_{CHAV}	0	29	ns
8	Clock High to Address, FC, SIZE, \overline{RMC} Invalid	t_{CHAZn}	0	—	ns
9	Clock Low to \overline{AS} , \overline{DS} , \overline{CS} Asserted	t_{CLSA}	2	25	ns
11	Address, FC, SIZE, RMC Valid to \overline{AS} , \overline{CS} (and \overline{DS} Read) Asserted	t_{AVSA}	15	—	ns
12	Clock Low to \overline{AS} , \overline{DS} , \overline{CS} Negated	t_{CLSN}	2	29	ns
13	\overline{AS} , \overline{DS} , \overline{CS} Negated to Address, FC, SIZE Invalid (Address Hold)	t_{SNAI}	15	—	ns
14	\overline{AS} , \overline{CS} (and \overline{DS} Read) Width Asserted	t_{SWA}	100	—	ns
14A	\overline{DS} , \overline{CS} Width Asserted Write	t_{SWAW}	45	—	ns
15 ⁵	\overline{AS} , \overline{DS} , \overline{CS} Width Negated	t_{SN}	40	—	ns
18	Clock High to \overline{RW} High	t_{CHRH}	0	29	ns
20	Clock High to \overline{RW} Low	t_{CHRL}	0	29	ns
23	Clock High to Data Out Valid	t_{CHDO}	—	29	ns
25	\overline{DS} , \overline{CS} Negated to Data Out Invalid (Data Out Hold)	$t_{SND OI}$	15	—	ns
29 ⁶	\overline{DS} , \overline{CS} Negated to Data In Invalid (Data In Hold)	$t_{SND I}$	0	—	ns
29A ^{6, 7}	\overline{DS} , \overline{CS} Negated to Data In High Impedance	t_{SHDI}	—	55	ns
46	\overline{RW} Width Asserted (Write or Read)	t_{RWA}	150	—	ns
53	Data Out Hold from Clock High	t_{DOCH}	0	—	ns
54	Clock High to Data Out High Impedance	t_{CHDH}	—	28	ns
55	\overline{RW} Asserted to Data Bus Impedance Change	t_{RADC}	40	—	ns


NOTES:

1. All AC timing is shown with respect to 20% V_{DD} and 70% V_{DD} levels unless otherwise noted.
5. If multiple chip selects are used, \overline{CS} width negated (specification 15) applies to the time from the negation of a heavily loaded chip select to the assertion of a lightly loaded chip select. The \overline{CS} width negated specification between multiple chip selects does not apply to chip selects being used for synchronous ECLK cycles.
6. These hold times are specified with respect to \overline{DS} or \overline{CS} on asynchronous reads and with respect to CLKOUT on synchronous reads. The user is free to use either hold time.
7. Maximum value is equal to $(t_{cyc} / 2) + 25$ ns.



68300 BKGD DBM SER COM TIM

Figure A-14. Background Debugging Mode Timing Diagram — Serial Communication



68300 BKGD DBM FREEZE TIM


Figure A-15. Background Debugging Mode Timing Diagram — Freeze Assertion

Key to Figures A-14 and A-15
(Abstracted from Table A-6; see table for complete notes)

Num	Characteristic	Symbol	Min	Max	Unit
B0	DSI Input Setup Time	t_{DSISU}	15	—	ns
B1	DSI Input Hold Time	t_{DSIH}	10	—	ns
B2	DSCLK Setup Time	t_{DSCSU}	15	—	ns
B3	DSCLK Hold Time	t_{DSCH}	10	—	ns
B4	DSO Delay Time	t_{DSOD}	—	$t_{cyc} + 25$	ns
B5	DSCLK Cycle Time	t_{DSCCYC}	2	—	t_{cyc}
B6	CLKOUT High to FREEZE Asserted/Negated	t_{FRZAN}	—	50	ns
B7	CLKOUT High to IFETCH High Impedance	t_{IFZ}	—	50	ns
B8	CLKOUT High to IFETCH Valid	t_{IF}	—	50	ns
B9	DSCLK Low Time	t_{DSCLO}	1	—	t_{cyc}


NOTES:

1. All AC timing is shown with respect to 20% V_{DD} and 70% V_{DD} levels unless otherwise noted.



68300 QSPI T MAST CPHA0

Figure A-16. QSPI Timing — Master, CPHA = 0



68300 QSPI T MAST CPHA1


Figure A-17. QSPI Timing — Master, CPHA = 1

Key to Figures A-16 and A-17
(Abstracted from Table A-8)

Num	Function	Symbol	Min	Max	Unit
1	Master Cycle Time	$t_{q\text{cyc}}$	4	510	t_{cyc}
2	Master Enable Lead Time	t_{lead}	2	128	t_{cyc}
3	Master Enable Lag Time	t_{lag}	—	1/2	SCK
4	Master Clock (SCK) High or Low Time	t_{sw}	$2 t_{\text{cyc}} - 60$	$255 t_{\text{cyc}}$	ns
5	Master Sequential Transfer Delay	t_{td}	17	8192	t_{cyc}
6	Master Data Setup Time (Inputs)	t_{su}	30	—	ns
7	Master Data Hold Time (Inputs)	t_{hi}	0	—	ns
10	Master Data Valid (after SCK Edge)	t_{v}	—	50	ns
11	Master Data Hold Time (Outputs)	t_{ho}	0	—	ns
12	Rise Time Input Output	t_{ri} t_{ro}	— —	2 30	μs ns
13	Fall Time Input Output	t_{fi} t_{fo}	— —	2 30	μs ns


NOTES:

1. All AC timing is shown with respect to 20% V_{DD} and 70% V_{DD} levels unless otherwise noted.



68300 QSPI T SLV CPHA0

Figure A-18. QSPI Timing — Slave, CPHA = 0



68300 QSPI T SLV CPHA1

Figure A-19. QSPI Timing — Slave, CPHA = 1

Key to Figures A-18 and A-19
(Abstracted from Table A-8)

Num	Function	Symbol	Min	Max	Unit
1	Slave Cycle Time	t_{qcy}	4	—	t_{cyc}
2	Slave Enable Lead Time	t_{lead}	2	—	t_{cyc}
3	Slave Enable Lag Time	t_{lag}	2	—	t_{cyc}
4	Slave Clock (SCK) High or Low Time ²	t_{sw}	$2 t_{cyc} - n$	—	ns
5	Slave Sequential Transfer Delay (Does Not Require Deselect)	t_{td}	13	—	t_{cyc}
6	Slave Data Setup Time (Inputs)	t_{su}	20	—	ns
7	Slave Data Hold Time (Inputs)	t_{hi}	20	—	ns
8	Slave Access Time	t_a	—	1	t_{cyc}
9	Slave MISO Disable Time	t_{dis}	—	2	t_{cyc}
10	Slave Data Valid (after SCK Edge)	t_v	—	50	ns
11	Slave Data Hold Time (Outputs)	t_{ho}	0	—	ns
12	Rise Time				
	Input	t_{ri}	—	2	μs
	Output	t_{ro}	—	30	ns
13	Fall Time				
	Input	t_{fi}	—	2	μs
	Output	t_{fo}	—	30	ns

NOTES:

1. All AC timing is shown with respect to 20% V_{DD} and 70% V_{DD} levels unless otherwise noted.
2. In formula, n = External SCK rise + External SCK fall time