



MOTOROLA

Advance Information

8-BIT EPROM MICROCOMPUTER UNIT

The MC68705P5 Microcomputer Unit (MCU) is an EPROM member of the M6805 Family of low-cost single-chip microcomputers. The user programmable EPROM allows program changes and lower volume applications in comparison to the factory mask programmable versions. The EPROM versions also reduce the development costs and turn-around time for prototype evaluation of the mask ROM versions. This 8-bit microcomputer contains a CPU, on-chip CLOCK, EPROM, bootstrap ROM, RAM, I/O, and a TIMER.

Because of these features, the MC68705P5 offers the user an economical means of designing an M6805 Family MCU into his system, either as a prototype evaluation, as a low-volume production run, or a pilot production run.

HARDWARE FEATURES

- 8-Bit Architecture
- 112 bytes of RAM
- Memory Mapped I/O
- 1804 Bytes of User EPROM
- Internal 8-Bit Timer with 7-Bit Prescaler
 - Programmable Prescaler
 - Programmable Timer Input Modes
 - External Timer Interrupt
- Vectored Interrupts — External, Timer, and Software
- Zero-Cross Detection on $\overline{\text{INT}}$ Input
- 20 TTL/CMOS Compatible Bidirectional I/O Lines (8 Lines are LED Compatible)
- On-Chip Clock Generator
- Master and Power-On Reset
- Complete Development System Support on EXORciser
- Emulates the MC6805P2 and MC6805P4 (Except for V_{SB})
- Bootstrap Program in ROM Simplifies EPROM Programming
- EPROM Security Features (Hardware and Software)

SOFTWARE FEATURES


- Similar to M6800 Family
- Byte Efficient Instruction Set
- Easy to Program
- True Bit Manipulation
- Bit Test and Branch Instructions
- Versatile Interrupt Handling
- Versatile Index Register
- Powerful Indexed Addressing for Tables
- Full Set of Conditional Branches
- Memory Usable as Registers/Flags
- Single Instruction Memory Examine/Change
- 10 Powerful Addressing Modes
- All Addressing Modes Apply to EPROM, RAM, and I/O

MC68705P5

HMOS

(HIGH-DENSITY, N-CHANNEL
DEPLETION LOAD,
5 V EPROM PROCESS)


8-BIT EPROM MICROCOMPUTER



L SUFFIX
CERAMIC PACKAGE
CASE 719

S SUFFIX
CERDIP PACKAGE
ALSO AVAILABLE

PIN ASSIGNMENT




GENERIC INFORMATION

($f = 1.0 \text{ MHz}$, $T_A = 0 \text{ to } 70^\circ\text{C}$)

Package Type	Generic Number
Ceramic L Suffix	MC68705P5L
Cerdip S Suffix	MC68705P5S

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MC68705P5 HMOS MICROCOMPUTER BLOCK DIAGRAM



MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	V _{CC}	-0.3 to +7.0	V
Input Voltage			
EPROM Programming Voltage (V _{pp} Pin)	V _{pp}	-0.3 to +22.0	V
TIMER Pin			
Normal Mode	V _{in}	-0.3 to +7.0	V
Bootstrap Programming Mode	V _{in}	-0.3 to +15.0	V
All Others	V _{in}	-0.3 to +7.0	V
Operating Temperature Range	T _A	0 to +70	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C
Junction Temperature	T _J	+150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range V_{SS} ≤ (V_{in} or V_{out}) ≤ V_{CC}. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{CC}).

THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance Ceramic Package	θ _{JA}	50	°C/W

POWER CONSIDERATIONS

The average chip-junction temperature, T_J, in °C can be obtained from:

$$T_J = T_A + (P_D \cdot \theta_{JA})$$

(1)

Where:

T_A = Ambient Temperature, °C

θ_{JA} = Package Thermal Resistance, Junction-to-Ambient, °C/W

P_D = P_{INT} + P_{PORT}

P_{INT} = I_{CC} × V_{CC}, Watts — Chip Internal Power

P_{PORT} = Port Power Dissipation, Watts — User Determined

For most applications P_{PORT} ≪ P_{INT} and can be neglected. P_{PORT} may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between P_D and T_J (if P_{PORT} is neglected) is:

$$P_D = K + (T_J + 273^\circ\text{C})$$

(2)

Solving equations 1 and 2 for K gives:

$$K = P_D \cdot (T_A + 273^\circ\text{C}) + \theta_{JA} \cdot P_D^2$$

(3)

Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring P_D (at equilibrium) for a known T_A. Using this value of K the values of P_D and T_J can be obtained by solving equations (1) and (2) iteratively for any value of T_A.

PROGRAMMING OPERATION ELECTRICAL CHARACTERISTICS(V_{CC} = 5.25 Vdc ± 0.5, V_{SS} = 0 Vdc, T_A = 20° to 30°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Programming Voltage (V _{PP} Pin)	V _{PP}	20.0	21.0	22.0	V
V _{PP} Supply Current V _{PP} = 5.25 V V _{PP} = 21.0 V	I _{PP}	—	—	8 30	mA
Programming Oscillator Frequency	f _{osc}	0.9	1.0	1.1	MHz
Bootstrap Programming Mode Voltage (TIMER Pin) I _{IN} = 100 μA Max	V _{IHTP}	9.0	12.0	15.0	V

SWITCHING CHARACTERISTICS (V_{CC} = +5.25 Vdc ± 0.5 Vdc, V_{SS} = 0 Vdc, T_A = 0° to 70°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Oscillator Frequency Normal	f _{osc}	0.4	—	4.2	MHz
Instruction Cycle Time (4/f _{osc})	t _{cyc}	0.950	—	10	μs
INT or Timer Pulse Width (See Interrupt Section)	t _{WL} , t _{WH}	t _{cyc} + 250	—	—	ns
RESET Pulse Width	t _{RWL}	t _{cyc} + 250	—	—	ns
RESET Delay Time (External Cap = 1.0 μF)	t _{RHL}	100	—	—	ms
INT Zero Crossing Detection Input Frequency	f _{INT}	0.03	—	1.0	kHz
External Clock Duty Cycle (EXTAL) (See Figure 12)	—	40	50	60	%

ELECTRICAL CHARACTERISTICS (V_{CC} = +5.25 Vdc ± 0.5 Vdc, V_{SS} = 0 Vdc, T_A = 0° to 70°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Input High Voltage RESET (4.75 ≤ V _{CC} ≤ 5.75) (V _{CC} < 4.75) INT (4.75 ≤ V _{CC} ≤ 5.75) (V _{CC} < 4.75) All Other	V _{IH}	4.0 V _{CC} - 0.5 4.0 V _{CC} - 0.5 2.0	— — ** ** —	V _{CC} V _{CC} V _{CC} V _{CC} V _{CC}	V
Input High Voltage (TIMER Pin) Timer Mode Bootstrap Programming Mode	V _{IH}	2.0 9.0	— 12.0	V _{CC} 15.0	V
Input Low Voltage RESET INT All Other	V _{IL}	-0.3 -0.3 -0.3	— ** —	0.8 1.5 0.8	V
Internal Power Dissipation (No Port Loading, V _{CC} = 5.25 V, T _A = 0°C)	P _{INT}	—	450	TBD	mW
Input Capacitance XTAL All Other	C _{in}	— —	25 10	— —	pF
INT Zero-Crossing Voltage, through a Capacitor	V _{INT}	2.0	—	4.0	V _{acc-p}
RESET Hysteresis Voltage (See Figure 11) Out of Reset Voltage Into Reset Voltage	V _{IRES+} V _{IRES-}	2.1 0.8	— —	4.0 2.0	V
Programming Voltage (V _{PP} Pin) Programming EPROM Operating Mode	V _{PP} *	20.0 4.0	21.0 V _{CC}	22.0 5.75	V
Input Current TIMER (V _{IN} = 0.4 V) INT (V _{IN} = 0.4 V) EXTAL (V _{IN} = 2.4 V to V _{CC} Crystal Option) (V _{IN} = 0.4 V Crystal Option) RESET (V _{IN} = 0.8 V) (External Capacitor Changing Current)	I _{IN}	— — — — -4.0	— — 20 — —	20 50 10 -1600 -40	μA

*V_{PP} is Pin 6 on the MC68705P5 and is connected to V_{CC} in the Normal Operating Mode. In the MC6805P2, Pin 6 is NUM and is connected to V_{SS} in the Normal Operating Mode. The user must allow for this difference when emulating the MC6805P2 ROM-based MCU.

**Due to internal biasing, this input when not used floats to approximately 2.0 V.

PORT ELECTRICAL CHARACTERISTICS (V_{CC} = +5.25 Vdc, ±0.5 Vdc, V_{SS} = 0 Vdc, T_A = 0° to 70°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Port A					
Output Low Voltage, I _{Load} = 1.6 mA	V _{OL}	—	—	0.4	V
Output High Voltage, I _{Load} = −100 μA	V _{OH}	2.4	—	—	V
Output High Voltage, I _{Load} = −10 μA	V _{OH}	V _{CC} − 1.0	—	—	V
Input High Voltage, I _{Load} = −300 μA (Max)	V _{IH}	2.0	—	V _{CC} + 0.7	V
Input Low Voltage, I _{Load} = −500 μA (Max)	V _{IL}	V _{SS}	—	0.8	V
Hi-Z State Input Current (V _{IN} = 2.0 V to V _{CC})	I _{IH}	—	—	−300	μA
Hi-Z State Input Current (V _{IN} = 0.4 V)	I _{IL}	—	—	−500	μA
Port B					
Output Low Voltage, I _{Load} = 3.2 mA	V _{OL}	—	—	0.4	V
Output Low Voltage, I _{Load} = 10 mA (Sink)	V _{OL}	—	—	1.0	V
Output High Voltage, I _{Load} = −200 μA	V _{OH}	2.4	—	—	V
Darlington Current Drive (Source), V _O = 1.5 V	I _{OH}	−1.0	—	−10	mA
Input High Voltage	V _{IH}	2.0	—	V _{CC} + 0.7	V
Input Low Voltage	V _{IL}	V _{SS}	—	0.8	V
Hi-Z State Input Current	I _{TSI}	—	2	20	μA
Port C					
Output Low Voltage, I _{Load} = 1.6 mA	V _{OL}	—	—	0.4	V
Output High Voltage, I _{Load} = −100 μA	V _{OH}	2.4	—	—	V
Input High Voltage	V _{IH}	2.0	—	V _{CC} + 0.7	V
Input Low Voltage	V _{IL}	V _{SS}	—	0.8	V
Hi-Z State Input Current	I _{TSI}	—	2	20	μA

FIGURE 1 — TTL EQUIVALENT TEST LOAD (PORT B)




FIGURE 2 — CMOS EQUIVALENT TEST LOAD (PORT A)





FIGURE 3 — TTL EQUIVALENT TEST LOAD (PORTS A AND C)



SIGNAL DESCRIPTION

The input and output signals for the MCU are described in the following paragraphs.

V_{CC} and V_{SS} — Power is supplied to the MCU using two pins. V_{CC} is power and V_{SS} is the ground connection.

INT — This pin allows an external event to asynchronously interrupt the processor. It can also be used as a polled input using the BIL and BIH instructions. Refer to **INTERRUPTS** for additional information.

XTAL and EXTAL — These pins provide connections to the on-chip clock oscillator circuit. A crystal, a resistor, or an external signal, depending on the CLK bit (see **MASK OPTIONS**), is connected to these pins to provide a system clock source with various stability/cost tradeoffs. Lead lengths and stray capacitance on these two pins should be minimized. Refer to **INTERNAL CLOCK GENERATOR OPTIONS** for recommendations about these inputs.

TIMER — This is used as an external input to control the internal timer/circuitry. This pin also detects a higher voltage level used to initiate the bootstrap program (see **PROGRAMMING FIRMWARE**). Refer to **TIMER** for additional information about the timer circuitry.

RESET — This pin has a Schmitt Trigger input and an on-chip pullup. The MCU can be reset by pulling **RESET** low. Refer to **RESETS** for additional information.

V_{pp} — This pin is used when programming the EPROM. By applying the programming voltage to this pin, one of the requirements is met for programming the EPROM. In normal operation, this pin is connected to V_{CC}. Refer to **PROGRAMMING FIRMWARE** and **ELECTRICAL CHARACTERISTICS**.


INPUT/OUTPUT LINES (PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD7) — These 20 lines are arranged into two 8-bit ports (A and B) and one 4-bit port (C). All lines are programmable as either inputs or outputs, under software control of the Data Direction Registers (DDRs). Refer to **INPUT/OUTPUT** for additional information, being sure to observe the Caution.

MEMORY

As shown in Figure 4, the MCU is capable of addressing 2048 bytes of memory and I/O registers with its program counter. The MC68705P5 MCU has implemented 2041 bytes

of these locations. This consists of: 1804 bytes of user EPROM, 115 bytes of bootstrap ROM, 112 bytes of user RAM, an EPROM Mask Option Register (MOR), a Program Control Register (PCR), and eight bytes of I/O. The user EPROM is located in two areas. The main EPROM area is memory locations \$080 to \$783. The second area is reserved for eight interrupt/reset vector bytes at memory locations \$7F8 to \$7FF. The MCU uses nine of the lowest 16 memory locations for program control and I/O features such as ports, the port DD Rs, and the timer. The Mask Option Register at memory location \$784 completes the total. The 112 bytes of user RAM include up to 31 bytes for the stack.


FIGURE 4 — MC68705P5 MCU MEMORY CONFIGURATION



Caution: Data Direction Registers (DDRs) are write-only; they read as \$FF.

The stack area is used during the processing of interrupt and subroutine calls to save the processor state. The register contents are pushed onto the stack in the order shown in Figure 5. Because the stack pointer decrements during pushes, the low order byte (PCL) of the program counter is stacked first; then the high order three bits (PCH) are stacked. This ensures that the program counter is loaded correctly during pulls from the stack since the stack pointer increments during pulls. A subroutine call results in only the program counter (PCL, PCH) contents being pushed onto the stack; the remaining CPU registers are not pushed.

FIGURE 5 — INTERRUPT STACKING ORDER



* For subroutine calls, only PCH and PCL are stacked.


CENTRAL PROCESSING UNIT

The CPU of the M6805 Family is implemented independently from the I/O or memory configuration. Consequently, it can be treated as an independent central processor communicating with I/O and memory via internal address, data, and control buses.

REGISTERS

The M6805 Family CPU has five registers available to the programmer. They are shown in Figure 6 and are explained in the following paragraphs.

FIGURE 6 — PROGRAMMING MODEL



ACCUMULATOR (A) — The accumulator is a general purpose 8-bit register used to hold operands and results of the arithmetic calculations or data manipulations.

INDEX REGISTER (X) — The index register is an 8-bit register used for the indexed addressing mode. It contains an 8-bit value that may be added to an instruction value to create an effective address. The index register can also be used for data manipulations using read-modify-write instructions. The index register may also be used as a temporary storage area.

PROGRAM COUNTER (PC) — The program counter is an 11-bit register that contains the address of the next instruction to be executed.

STACK POINTER (SP) — The stack pointer is an 11-bit register that contains the address of the next free location on the stack. During an MCU reset or the Reset Stack Pointer (RSP) instruction, the stack pointer is set to location \$07F. The stack pointer is then decremented as data is pushed onto the stack and incremented as data is then pulled from the stack. The six most significant bits of the stack pointer are permanently set to 000011. Subroutines and interrupts may be nested down to location \$061 (31 bytes maximum), which allows the programmer to use up to 15 levels of subroutine calls (less if interrupts are allowed).

CONDITION CODE REGISTER (CC) — The condition code register is a 5-bit register in which four bits are used to indicate the results of the instruction just executed. These bits can be individually tested by a program and specific action taken as a result of their state. Each of the five bits is explained below.

Half Carry (H) — Set during ADD and ADC operations to indicate that a carry occurred between bits 3 and 4.

Interrupt (I) — When this bit is set the timer and external interrupt (INT) are masked (disabled). If an interrupt occurs while this bit is set, the interrupt is latched and is processed as soon as the interrupt bit is cleared.

Negative (N) — When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was negative (bit 7 in the result is a logical "1").

Zero (Z) — When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was zero.

Carry/Borrow (C) — When set, this bit indicates that a carry or borrow out of the arithmetic logic unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions plus shifts and rotates.


TIMER

The MC68705P5 MCU timer consists of an 8-bit software-programmable counter which is driven by a 7-bit software-programmable prescaler. Various timer clock sources may be selected ahead of the prescaler and counter. The timer selections are made via the Timer Control Register (TCR) and/or the Mask Option Register (MOR). The TCR also contains the interrupt control bits. The sections elsewhere entitled **TIMER CONTROL REGISTER** and **MASK OPTIONS** include additional details on controlling this timer.

The MCU timer circuitry is shown in Figure 7. The 8-bit counter may be loaded under program control and is decremented toward zero by the fCIN counter input (output of the prescaler option selection). Once the 8-bit counter has decremented to zero, it sets the TIR (Timer Interrupt Request) bit 7 (b7 of TCR). The TIM (Timer Interrupt Mask) bit (b6) can be software set to inhibit the interrupt request, or software cleared to pass the interrupt request to the processor. When the I-bit in the Condition Code Register is cleared, the processor receives the Timer Interrupt. The MCU responds to this interrupt by saving the present CPU state on the stack, fetching the timer interrupt vector from locations \$7F8 and \$7F9 and executing the interrupt routine. The processor is sensitive to the level of the timer interrupt request line; therefore if the interrupt is masked, the TIM bit may be cleared by software (e.g., BCLR) without generating an interrupt. When servicing a timer interrupt, the TIM bit MUST be cleared by the timer interrupt service routine software in order to clear the timer interrupt request.

The counter continues to count (decrement) after falling through to \$FF from zero. Thus, the counter can be read at any time by the processor without disturbing the count. This allows a program to determine the length of time since the occurrence of a timer interrupt and does not disturb the counting process.

FIGURE 7 — MC68705P5 TIMER FUNCTIONAL BLOCK DIAGRAM



NOTES: The TOPT bit in the mask option register selects whether the timer is software programmable via the timer control register or emulates the mask programmable parts via the MOR PROM byte.

The TIE bit in the mask option register is not used if MOR TOPT = 1 (MC6805P2 emulation). It sets the initial value of TCR TIE if MOR TOPT = 0.

The clock input to the timer can be from an external source (decrementing the counter occurs on a positive transition of the external source) applied to the TIMER input pin, or it can be the internal $\phi 2$ signal. The maximum frequency of a signal that can be recognized by the TIMER pin logic is dependent on the parameter labeled t_{WL} , t_{WH} . The pin logic that recognizes the high state on the pin must also recognize the low state on the pin in order to "re-arm" the internal logic. Therefore, the period can be calculated as follows: (assumes 50/50 duty cycle for a given period)

$$t_{cyc} \times 2 + 250 \text{ ns} = \text{period} = \frac{1}{\text{freq}}$$

The period is not simply $t_{WL} + t_{WH}$. This computation is allowable, but it does reduce the maximum allowable frequency by defining an unnecessarily longer period (250 ns twice).

When the $\phi 2$ signal is used as the source, it can be gated by an input applied to the TIMER pin allowing the user to easily perform pulse-width measurements. (Note: When the MOR TOPT bit is set and the CLS bit is clear, an ungated $\phi 2$ clock input is obtained by tying the TIMER pin to V_{CC} .) The source of the clock input is selected via the TCR or the MOR as described later.

A prescaler option can be applied to the clock input that extends the timing interval up to a maximum of 128 counts before decrementing the counter. This prescaling option selects one of eight outputs on the 7-bit binary divider; one output bypasses prescaling. To avoid truncation errors, the prescaler is cleared when bit b3 of the TCR is written to a logic "1", when in the software controlled mode (TOPT = 0, more on these modes in later paragraphs); however, TCR bit b3 reads as a logic "0" when TOPT = 0 and as a "1" when TOPT = 1 to ensure proper operation with read-modify-write instructions (bit set and clear for example).

At Reset, the prescaler and counter are initialized to an all "1s" condition; the Timer Interrupt Request bit (TCR, b7) is cleared and the Timer Interrupt Request mask (TCR, b6) is set. TCR bits b0, b1, b2, b4, and b5 are initialized by the corresponding Mask Option Register (MOR) bits at Reset. They are then software selectable after Reset if TOPT = 0.

Note that the timer block diagram in Figure 7 reflects two separate timer control configurations: a) software controlled mode via the Timer Control Register (TCR), and b) MOR controlled mode to emulate a mask ROM version with the Mask Option Register. In the software controlled mode, all TCR bits are read/write, except bit b3 which is write-only (always reads as a logic "0"). In the MOR controlled mode, TCR bits b7 and b6 are read/write, the other six have no effect on a write and read as logic "1s". The two configurations provide the user with the capability to freely select timer options as well as accurately emulate the MC6805P2 and MC6805P4 mask ROM version. In the following paragraphs refer to Figure 9 as well as the TIMER CONTROL REGISTER and MASK OPTIONS sections.

The TOPT (Timer Option) bit (b6) in the Mask Option Register is EPROM programmed to a logical "0" to select the software controlled mode, which is described first. TCR bits b5, b4, b3, b2, b1, and b0 give the program direct control of the prescaler and input selection options.

The Timer Prescaler input (f_{PIN}) can be configured for three different operating modes, plus a disable mode, depending upon the value written to TCR control bits b4 and b5 (TIE and TIN).

When the TIE and TIN bits are programmed to "0", the timer input is from the internal clock ($\phi 2$) and TIMER input

pin is disabled. The internal clock mode can be used for periodic interrupt generation as well as a reference for frequency and event measurement.

When TIE = 1 and TIN = 0, the internal clock and the TIMER input pin signals are ANDed to form the timer input f_{PIN} . This mode can be used to measure external pulse widths. The external pulse simply gates in the internal clock for the duration of the pulse. The accuracy of the count in this mode is \pm one count.

When TIE = 0 and TIN = 1, no f_{PIN} input is applied to the prescaler and the timer is disabled.

When TIE and TIN are both programmed to a "1", the timer is from the external clock. The external clock can be used to count external events as well as provide an external frequency for generating periodic interrupts.

Bits b0, b1, and b2 in the TCR are program controlled to choose the appropriate prescaler output. The prescaling divides the f_{PIN} frequency by 1, 2, 4, etc. in binary multiples to 128 producing f_{CIN} frequency to the counter. The processor cannot write into or read from the prescaler; however, the prescaler is set to all "1s" by writing b3 of TCR to a "1", which allows for truncation-free counting.


The MOR controlled mode of the timer is selected when the TOPT (Timer Option) bit (b6) in the MOR is programmed to a logical "1" to emulate the mask-programmable prescaler of the MC6805P2 and MC6805P4. The timer circuits are the same as described above; however, the Timer Control Register (TCR) is configured differently, as discussed below.

The logical level for the functions of bits b0, b1, b2, and b5 in the TCR are all determined at the time of EPROM programming. They are controlled by corresponding bits within the Mask Option Register (MOR, \$784). The value programmed into MOR bits b0, b1, b2, and b5 controls the prescaler division and the timer clock selection. Bit b4 (TIE) and b3 (PSC) are set to a logical "1" in the MOR controlled mode. (When read by software, these six TCR bits always read as logical "1s".) As in the software programmable configuration, the TIM (b6) and TIR (b7) bits of the TCR are controlled by the counter and software as described above and in **TIMER CONTROL REGISTER**. The MOR controlled mode is designed to exactly emulate the MC6805P2 and MC6805P4 which has only TIM and TIR in the TCR and have the prescaler options defined as manufacturing mask options.

RESETS

The MCU can be reset in two ways: by initial power-up and by the external reset input (RESET). Upon power-up, a delay of t_{RHL} is needed before allowing the RESET input to go high. This time allows the internal clock generator to stabilize. Connecting a capacitor to the RESET input, as shown in Figure 8, typically provides sufficient delay.

FIGURE 8 — POWER-UP RESET DELAY CIRCUIT



The internal circuit connected to the $\overline{\text{RESET}}$ pin consists of a Schmitt trigger which senses the $\overline{\text{RESET}}$ line logic level. The Schmitt trigger provides an internal reset voltage when it senses logical "0" on the $\overline{\text{RESET}}$ pin. During power-up, the Schmitt trigger switches on (removes reset) when the $\overline{\text{RESET}}$ pin voltage rises to $V_{\text{RES}+}$. When the $\overline{\text{RESET}}$ pin voltage falls to a logical "0" for a period longer than one t_{CYC} , the Schmitt trigger switches off to provide an internal reset voltage. The "switch off" voltage occurs at $V_{\text{RES}-}$. A typical reset Schmitt trigger hysteresis curve is shown in Figure 9. See Figure 13 under **INTERRUPTS** for the complete reset sequence.

INTERNAL CLOCK GENERATOR OPTIONS

The internal clock generator circuit is designed to require a minimum of external components. A crystal, a resistor, a jumper wire, or an external signal may be used to generate a system clock with various stability/cost tradeoffs. The Mask

Option Register (EPROM) is programmed to select crystal or resistor operation. The oscillator frequency is internally divided by four to produce the internal system clocks. The different connection methods are shown in Figure 10.

FIGURE 9 — TYPICAL RESET SCHMITT TRIGGER HYSTERESIS





FIGURE 10 — CLOCK GENERATOR OPTIONS




NOTES:



- 1. When the TIMER input pin is in the V_{HTP} range (in the bootstrap EPROM programming model), the crystal option is forced. When the TIMER input is at or below V_{CC} , the clock generator option is determined by bit 7 of the Mask Option Register (CLK).
- 2. The recommended C_L value with a 4.0 MHz crystal is 27 pF maximum, including system distributed capacitance. There is an internal capacitance of approximately 25 pF on the XTAL pin. For crystal frequencies other than 4 MHz, the total capacitance on each pin should be scaled as the inverse of the frequency ratio. For example, with a 2 MHz crystal, use approximately 50 pF on EXTERNAL and approximately 25 pF on XTAL. The exact value depends on the Motional-Arm parameters of the crystal used.

Crystal specifications and suggested PC board layouts are given in Figure 11. A resistor selection graph is given in Figure 12.

FIGURE 11 — CRYSTAL MOTIONAL-ARM PARAMETERS AND SUGGESTED PC BOARD LAYOUT




AT — Cut Parallel Resonance Crystal
 $C_0 = 7 \text{ pF Max.}$
 $\text{Freq.} = 4.0 \text{ MHz @ } C_L = 27 \text{ pF}$
 $R_S = 50 \text{ ohms Max.}$



NOTE: Keep crystal leads and circuit connections as short as possible.

FIGURE 12 — TYPICAL FREQUENCY SELECTION FOR RESISTOR OSCILLATOR OPTION



The crystal oscillator start-up time is a function of many variables: crystal parameters (especially R_S), oscillator load capacitances, IC parameters, ambient temperature, and supply voltage. To ensure rapid oscillator start-up neither the crystal characteristics nor the load capacitances should exceed recommendations.

BOOTSTRAP ROM

The bootstrap ROM contains a factory program which allows the MCU to fetch data from an external device and transfer it into the MC68705P5 EPROM. The bootstrap program provides: timing of programming pulses, timing of V_{PP} input, and verification after programming. See **PROGRAMMING FIRMWARE**.

MASK OPTION REGISTER (MOR)

The Mask Option Register is an 8-bit user programmed (EPROM) register. Bits in this register are used to select the type of system clock, the timer option, the timer/prescaler clock source, the prescaler option, and the secure mode. It is fully described in the **MASK OPTIONS**.

INTERRUPTS

The MC68705P5 MCU can be interrupted three different ways: through the external interrupt ($\overline{\text{INT}}$) input pin, the internal timer interrupt request, or the software interrupt instruction (SWI). When any interrupt occurs: the current instruction (including SWI) is completed, processing is suspended, the present CPU state is pushed onto the stack, the interrupt bit (I) in the Condition Code Register is set, the address of the interrupt routine is obtained from the appropriate interrupt vector address, and the interrupt routine is executed. Stacking the CPU registers, setting the I-bit, and vector fetching requires a total of $11 t_{CYC}$ periods for completion. A flowchart of the interrupt sequence is shown in

Figure 13. The interrupt service routine must end with a return from interrupt (RTI) instruction which allows the CPU to resume processing of the program prior to the interrupt (by unstacking the previous CPU state). Unlike **RESET**, hardware interrupts do not cause the current instruction execution to be halted, but are considered pending until the current instruction execution is complete.


When the current instruction is complete, the processor checks all pending hardware interrupts and, if unmasked,

proceeds with interrupt processing; otherwise, the next instruction is fetched and executed. Note that masked interrupts are latched for later interrupt service.

If both an external interrupt and a timer interrupt are pending at the end of an instruction execution, the external interrupt is serviced first. The SWI is executed as any other instruction.

The external interrupt is internally synchronized and then latched on the falling edge of $\overline{\text{INT}}$. A sinusoidal input signal

FIGURE 13 — RESET AND INTERRUPT PROCESSING FLOWCHART



(f_{INT} maximum) can be used to generate an external interrupt, as shown in Figure 14(a), for use as a Zero-Crossing Detector (for negative transitions of AC sinusoid). This allows applications such as servicing time-of-day routines and engaging/disengaging AC power control devices. Off-chip full-wave rectification provides an interrupt at every zero crossing of the AC signal and thereby provides a $2f$ clock.

For digital applications, the \overline{INT} pin can be driven by a digital signal. The maximum frequency of a signal that can be recognized by the TIMER or \overline{INT} pin logic is dependent on the parameter labeled t_{WL} , t_{WH} . The pin logic that recognizes the high (or low) state on the pin must also recognize the low (or high) state on the pin in order to "re-arm" the internal logic. Therefore, the period can be calculated as follows: (assumes 50/50 duty cycle for a given period)

$$t_{cyc} \times 2 + 250 \text{ ns} = \text{period} = \frac{1}{\text{freq}}$$

The period is not simply $t_{WL} + t_{WH}$. This computation is allowable, but it does reduce the maximum allowable frequency by defining an unnecessarily long period (250 ns twice). See Figure 14(b). For the \overline{INT} function, the maximum

allowable frequency is also determined by the software response of the \overline{INT} service routine.

A software interrupt (SWI) is an executable instruction which is executed regardless of the state of the I-bit in the Condition Code Register. SWIs are usually used as breakpoints for debugging or as system calls.

INPUT/OUTPUT

There are 20 input/output pins. The \overline{INT} pin may be polled with branch instructions to provide an additional input pin. All pins on Ports A, B, and C are programmable as either inputs or outputs under software control of the corresponding Data Direction Register (DDR). The port I/O programming is accomplished by writing the corresponding bit in the port DDR to a logic "1" for output or a logic "0" for input. On Reset all the DDRs are initialized to a logic "0" state, placing the ports in the input mode. The port output registers are not initialized on Reset but may be written to before setting the DDR bits to avoid undefined levels. When programmed as outputs, the latched output data is readable as input data regardless of the logic levels at the output pin due to output loading; see Figure 15. When Port B is programmed for outputs, it is capable of sinking 10 mA and sourcing 1 mA on each pin.

FIGURE 14 — TYPICAL INTERRUPT CIRCUITS





FIGURE 15 — TYPICAL PORT I/O CIRCUITRY



*DDR is write-only register and reads as all "1"s".

**Ports B and C are three-state ports. Port A has internal pullup devices to provide CMOS drive capability. See Electrical Characteristics tables for complete information.

All input/output lines are TTL compatible as both inputs and outputs. Port A lines are CMOS compatible as outputs while port B and C lines are CMOS compatible as inputs. The memory map in Figure 4 gives the address of data registers and DDRs. The Register configuration is provided in Figure 16. Figure 17 provides some examples of port connections.

Caution

The corresponding DDRs for ports A, B, and C are write-only registers (registers at \$004, \$005, and \$006). A read operation on these registers is undefined. Since BSET and BCLR are read-modify-write functions they

cannot be used to set or clear a single DDR bit (all "unaffected" bits would be set). It is recommended that all DDR bits in a port must be written using a single-store instruction.

The latched output data bit (see Figure 15) may always be written. Therefore, any write to a port writes all of its data bits even though the port DDR is set to input. This may be used to initialize the data registers and avoid undefined outputs; however, care must be exercised when using read-modify-write instructions since the data read corresponds to the pin level if the DDR is an input ("0") and corresponds to the latched output data when the DDR is an output ("1").

FIGURE 16 — MCU REGISTER CONFIGURATION











FIGURE 17 — TYPICAL PORT CONNECTIONS

(a) Output Modes



(b) Input Modes



TIMER CONTROL REGISTER (TCR)

The configuration of the TCR is determined by the logic level of bit 6 (Timer Option, TOPT) in the Mask Option Register (MOR). Two configurations of the TCR are shown below, one for TOPT=1 and the other for TOPT=0. TOPT=1 configures the TCR to emulate the MC6805P2 or MC6805P4. When TPOT=0, it provides software control of the TCR. When TOPT=1, the prescaler "mask" options are user programmable via the MOR. A description of each TCR bit is provided below (also see Figure 7 and **TIMER**).

b7	b6	b5	b4	b3	b2	b1	b0	
TIR	TIM	1	1	1	1	1	1	Timer Control Register \$009

TCR with MOR TOPT = 1 (MC6805P2/P4 Emulation)

b7	b6	b5	b4	b3	b2	b1	b0	
TIR	TIM	TIN	TIE	PSC*	PS2	PS1	PS0	Timer Control Register \$009

TCR with MOR TOPT = 0 (Software Programmable Timer)

* = write only, reads as a zero

b7, TIR Timer Interrupt Request—Used to initiate the timer interrupt or signal a timer Data Register underflow when it is a logical "1".

1= Set when the Timer Data Register changes to all zeros.

0= Cleared by external reset, power-on reset, or under program control.

b6, TIM Timer Interrupt Mask—Used to inhibit the timer interrupt, to the processor, when it is a logical "1".

1= Set by an external reset, power-on reset, or under program control.

0= Cleared under program control.

b5, TIN External or Internal—Selects the input clock source to be either the external TIMER pin (7) or the internal $\phi 2$.

1= Selects the external clock source (event count mode)

0= Selects the internal $\phi 2$ ($f_{OSC}+4$) clock source

b4, TIE External Enable—Used to enable the external TIMER pin (7) or to enable the internal clock (if TIN=0) regardless of the external timer pin state (disables gated clock feature). When TOPT=1, TIE is always a logical "1".

1= Enables external timer pin.

0= Disables external timer pin.

TIN-TIE Modes

TIN	TIE	CLOCK
0	0	Internal Clock ($\phi 2$)
0	1	Gated (AND) of External and Internal Clocks
1	0	No Clock
1	1	External Clock

b3, PSC Prescaler Clear—This is a write-only bit. It reads as a logical "0" (when TOPT=0) so the BSET and BCLR on the TCR function correctly. Writing a "1" into PSC generates a pulse which clears the prescaler. (When TOPT=1 this bit is always read as a logical "1" and has no effect on the prescaler.)

b2, PS2 Prescaler Select—These bits are decoded to select one of eight outputs on the timer prescaler. The table below shows the prescaler division resulting from decoding these bits.

b1, PS1

b0, PS0

PS2	PS1	PS0	Prescaler Division
0	0	0	1 (Bypass Prescaler)
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

Note

When changing the PS2-PS0 bits in software, the PSC bit should be written to a "1" in the same write cycle to clear the prescaler. Changing the PS bits without clearing the prescaler may cause an extraneous toggle of the Timer Data Register.

MASK OPTIONS

The MC68705P5 Mask Option Register is implemented in EPROM. Like all other EPROM bytes, the MOR contains all zeros prior to programming.

When used to emulate the MC6805P2 or MC6805P4, five of the eight MOR bits are used in conjunction with the prescaler. Of the remaining, the b7 bit is used to select the type of oscillator clock, b3 is the secure/non-secure mode option, and b4 is not used. Bits b0, b1, and b2 determine the division of the Timer prescaler. Bit b5 determines the Timer clock source. The value of the TOPT bit (b6) is programmed to configure the TCR (a logic "1" for MC6805P2/P4 emulation).

If the MOR Timer Option (TOPT) bit is a 0, bits b5, b4, b2, b1, and b0 set the initial value of their respective TCR bits during reset. After initialization the TCR is software controllable.

A description of the MOR bits is as follows:

b7	b6	b5	b4	b3	b2	b1	b0	Mask Option Register \$784
CLK	TOPT	CLS		SNM	P2	P1	P0	

b7, CLK Clock Oscillator Type
1 = RC
0 = Crystal

Note

V_{IHTP} on the TIMER pin (7) forces the crystal mode.

b6, TOPT Timer Option
1 = MC6805P2/P4 type timer/prescaler. All bits, except 6 and 7, of the Timer-Control Register (TCR) are invisible to the user. Bits 5, 2, 1, and 0 of the Mask Option Register determine the equivalent MC6805P2/P4 mask options.
0 = All TCR bits are implemented as a Software Programmable Timer. The state of MOR bits 5, 4, 2, 1, and 0 sets the initial values of their respective TCR bits (TCR is then software controlled after initialization).

b5, CLS Timer/Prescaler Clock Source
1 = External TIMER pin.
0 = Internal ϕ 2

b4, (TIE) Not used if MOR TOPT = 1 (MC6805P2/P4 emulation). Sets initial value of TCR TIE if MOR TOPT = 0.

b3, SNM When this bit is set, i.e., programmed to a "1", it is not possible to access the EPROM contents of the MC68705P5 externally. For further information see **PROGRAMMING FIRMWARE**.

b2, P2 Prescaler Option—the logical levels of these bits, when decoded, select one of eight outputs on the timer prescaler. The table below shows the division resulting from decoding combinations of these three bits.

P2	P1	P0	Prescaler Division
0	0	0	1 (Bypass Prescaler)
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

Two examples for programming the MOR are discussed below.

Example 1 To emulate an MC6805P2 to verify your program with an RC oscillator, and an event count input for the timer with no prescaling, the MOR would be set to "11111000". To write the MOR, it is simply programmed as any other EPROM byte.

Example 2 Suppose you wish to use the MC68705P5 programmable prescaler functions, and you wish the initial condition of the prescaler to be divided by 64, with the input disabled and an internal clock source. If the clock oscillator was to be in the crystal mode, the MOR would be set to "00001110".

ON-CHIP PROGRAMMING HARDWARE

The Programming Control Register (PCR) at location \$00B is an 8-bit register which utilizes the three LSBs (the five MSBs are set to logic "1s"). This register provides the necessary control bits to allow programming the MC68705P5 EPROM. The bootstrap program manipulates the PCR when programming, so that users need not be concerned with the PCR in most applications. A description of each bit follows.

b7	b6	b5	b4	b3	b2	b1	b0	Program Control Register \$00B
1	1	1	1	1	VPON	PGE	PLE	

b0, \overline{PLE} Programming Latch Enable—When cleared this bit allows the address and data to be latched into the EPROM. When this bit is set, data can be read from the EPROM.
1 = (set) read EPROM
0 = (clear) latch address and data into EPROM (read disabled)
 \overline{PLE} is set during a Reset, but may be cleared any time. However, its effect on the EPROM is inhibited if \overline{VPON} is a logic "1".

b1, \overline{PGE} Program Enable—When cleared, \overline{PGE} enables programming of the EPROM. \overline{PGE} can only be cleared if \overline{PLE} is cleared. \overline{PGE} must be set when changing the address and data; i.e., setting up the byte to be programmed.
1 = (set) inhibit EPROM programming
0 = (clear) enable EPROM programming (if \overline{PLE} is low)

MC68705P5

\overline{PGE} is set during a Reset; however, it has no effect on EPROM circuits if \overline{VPON} is a logic "1".

b2, \overline{VPON} (V_{pp} ON) – \overline{VPON} is a read-only bit and when at a logic "0" it indicates that a "high voltage" is present at the V_{pp} pin.

1 = no "high voltage" on V_{pp} pin

0 = "high voltage" on V_{pp} pin

\overline{VPON} being "1" "disconnects" \overline{PGE} and \overline{PLE} from the rest of the chip, preventing accidental clearing of these bits from effecting the normal operating mode.

Note

\overline{VPON} being "0" does not indicate that the V_{pp} level is correct for programming. It is used as a safety interlock for the user in the normal operating mode.

The Programming Control Register functions are shown below:

\overline{VPON}	\overline{PGE}	\overline{PLE}	Programming Conditions
0	0	0	Programming mode (program EPROM byte)
1	0	0	\overline{PGE} and \overline{PLE} disabled from system
0	1	0	Programming disabled (latch address and data in EPROM)
1	1	0	\overline{PGE} and \overline{PLE} disabled from system
0	0	1	Invalid state; $\overline{PGE}=0$ iff $\overline{PLE}=0$
1	0	1	Invalid state; $\overline{PGE}=0$ iff $\overline{PLE}=0$
0	1	1	"High voltage" on V_{pp}
1	1	1	\overline{PGE} and \overline{PLE} disabled from system (Operating Mode)

ERASING THE EPROM

The MC68705P5 EPROM can be erased by exposure to high-intensity ultraviolet (UV) light with a wavelength of 2537 Å. The recommended integrated dose (UV intensity x exposure time) is a 25 Ws/cm². The lamps should be used without shortwave filters and the MC68705P5 should be positioned about one inch from the UV tubes. Ultraviolet erasure clears all bits of the MC68705P5 EPROM to the "0" state. Data is then entered by programming "1s" into the desired bit locations.

Caution

Be sure that the EPROM window is shielded from light except when erasing. This protects both the EPROM and light-sensitive nodes.

PROGRAMMING FIRMWARE

The MC68705P5 has 115 bytes of mask ROM containing a bootstrap program which can be used to program the MC68705P5 EPROM. The vector at addresses \$7F6 and \$7F7 is used to start executing the program. This vector is fetched when V_{IHTP} is applied to pin 7 (TIMER pin) of the MC68705P5 and the RESET pin is allowed to rise above V_{IRES+} . Figure 18 provides a schematic diagram of a circuit and a summary of programming steps which can be used to program the EPROM in the MC68705P5.

Note that the MC68705P5 will not execute the bootstrap program when in the secure mode. Therefore, the on-chip EPROM must be completely erased before programming. To enter the secure mode, bit 3 of the mask option register must be programmed to a logic one and memory locations \$782 and \$783 must be programmed with \$20 and \$FE respective-

ly. After programming, the only way to revert the non-secure mode is by erasing the entire EPROM.

PROGRAMMING STEPS

The MCM2716 UV EPROM must first be programmed with an exact duplicate of the information that is to be transferred to the MC68705P5. Non-EPROM addresses are ignored by the bootstrap. Since the MC68705P5 and the MCM2716 are to be inserted and removed from the circuit they should be mounted in sockets. In addition, the precaution below must be observed (refer to Figure 18):

Caution

Be sure S1 and S2 are closed and V_{CC} and +26 V are not applied when inserting the MC68705P5 and MCM2716 into their respective sockets. This ensures that RESET is held low while inserting the devices.

When ready to program the MC68705P5 it is only necessary to provide V_{CC} and +26 V, open switch S2 (to apply V_{pp} and V_{IHTP}), and then open S1 (to remove Reset). Once the voltages are applied and both S2 and S1 are open, the CLEAR output control line (PB4) goes high and then low, then the 11-bit counter (MC14040B) is clocked by the PB3 output (COUNT). The counter selects the MCM2716 EPROM byte which is to load the equivalent MC68705P5 EPROM byte selected by the bootstrap program. Once the EPROM location is loaded, COUNT clocks the counter to the next EPROM location. This continues until the MC68705P5 is completely programmed at which time the Programmed indicator LED is lit. The counter is cleared and the loop is repeated to verify the programmed data. The Verified indicator LED lights if the programming is correct.

Once the MC68705P5 has been programmed and verified, close switch S2 (to remove V_{pp} and V_{IHTP}) and close switch S1 (to Reset). Disconnect +26 V and V_{CC} ; then remove the MC68705P5 from its socket.

MC6805P2 AND MC6805P4 EMULATION

The MC68705P5 emulates the MC6805P2 and MC6805P4 "exactly." MC6805P2/P4 mask features are implemented in the Mask Option Register (MOR) EPROM byte on the MC68705P5. There are a few minor exceptions to the exactness of emulation with are listed below:

1. The MC6805P2 "future ROM" area is implemented in the MC68705P5 and these 704 bytes must be left unprogrammed to accurately simulate the MC6805P2/P4. (The MC6805P2/P4 reads all "0s" from this area.)
2. The reserved ROM areas in the MC6805P2/P4 and MC68705P5 have different data stored in them and this data is subject to change without notice. The MC6805P2 uses the reserved ROM for the self-check feature and the MC68705P5 uses this area for the bootstrap program.
3. The MC6805P2 reads all "1s" in its 48 byte "future RAM" area. This RAM is not implemented in the MC6805P2 mask ROM version, but is implemented in the MC68705P5 and MC68705P3.
4. The V_{pp} line (pin 6) in the MC68705P5 must be tied to V_{CC} for normal operation. In the MC6805P2, pin 6 is the NUM pin and is grounded in normal operation. The MC6805P4 uses pin 6 for V_{SB} which is normally tied to V_{CC} , as with the MC68705P5.
5. The function in the Non-User Mode is not identical to the MC6805P2/P4 version. Therefore, the MC68705P5

[illegible]

1. When plugging in the MC68705P5 or the MCM2716, be sure that S1 and S2 are closed and that V_{CC} and +26 V are not applied.
2. To initiate programming, be sure S1 is closed; S2 is closed; and V_{CC} and +26 V are applied. Then open S2, followed by S1.
3. Before removing the MC68705P5, first close S2 and then close S1. Disconnect V_{CC} and +26 V; then remove the MC68705P5.

```

graph LR
    SD[Serial Device] -- READY --> P2[2]
    P1[1] -- Clock --> SD
    SD -- Data --> P0[0]
    subgraph MCU
        P0
        P1
        P2
    end
    style P0 fill:none,stroke:none
    style P1 fill:none,stroke:none
    style P2 fill:none,stroke:none
    
```

SELF BRSET 2, PORTA, SELF

BSET 1, PORTA

BRCLR 0, PORTA, CONT

CONT BCLR 1, PORTA

ROR RAMLOC

does not function in the MEX6805 Support System. In normal operation, all pin functions are the same as on the MC6805P2/P4 version, except for pin 6 as previously noted.

6. The MC6805P4 provides a standby RAM feature which is not available on the MC68705P5.

The operation of all other circuitry has been exactly duplicated or designed to function exactly the same in both devices including Interrupts, Timer, Data Ports, and Data Direction Registers (DDRs). A stated design goal has been to provide the user with a safe inexpensive way to verify his program and system design before committing to a factory programmed ROM.

SOFTWARE

BIT MANIPULATION

The MC68705P5 MCU has the ability to set or clear any single random-access memory or input/output bit (except the Data Direction Register, see Caution under **INPUT/OUTPUT**), with a single instruction (BSET, BCLR). Any bit in the page zero memory can be tested, using the BRSET and BRCLR instructions and the program branches as a result of its state. The Carry bit equals the value of the bit referenced by BRSET and BRCLR. A Rotate instruction may then be used to accumulate serial input data in a RAM location or register. This capability to work with any bit in RAM, ROM, or I/O allows the user to have individual flags in RAM or to handle I/O bits as control lines. The coding example in Figure 19 illustrates the usefulness of the bit manipulation and test instructions. Assume that the MCU is to communicate with an external serial device. The external device has a data ready signal, a data output line, and a clock line to clock data one bit at a time, LSB first, out of the device. The MCU waits until the data is ready, clocks the external device, picks up the data in the Carry flag (C-bit), clears the clock line, and finally accumulates the data bit in a RAM location.

ADDRESSING MODES

The MC68705P5 MCU has 10 addressing modes which are explained briefly in the following paragraphs. For additional details and graphical illustrations, refer to the M6805 Family Users Manual.

The term "effective address" (EA) is used in describing the addressing modes. EA is defined as the address from which the argument for an instruction is fetched or stored.

IMMEDIATE — In the immediate addressing mode, the operand is contained in the byte immediately following the opcode. The immediate addressing mode is used to access constants which do not change during program execution (e.g., a constant used to initialize a loop counter).

DIRECT — In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single 2-byte instruction. This address area includes all on-chip RAM, I/O registers, and 128 bytes of EPROM. Direct addressing is an effective use of both memory and time.

EXTENDED — In the extended addressing mode, the effective address of the argument is contained in the two bytes

following the opcode. Instructions using extended addressing are capable of referencing arguments anywhere in memory with a single 3-byte instruction. When using the Motorola assembler, the programmer need not specify whether an instruction uses direct or extended addressing. The assembler automatically selects the shortest form of the instruction.

RELATIVE — The relative addressing mode is only used in branch instructions. In relative addressing, the contents of the 8-bit signed byte following the opcode (the offset) is added to the PC, if and only if, the branch condition is true. Otherwise, control proceeds to the next instruction. The span of relative addressing is from -126 to $+129$ from the opcode address. The programmer need not worry about calculating the correct offset when using the Motorola assembler, since it calculates the proper offset and checks to see if it is within the span of the branch.

INDEXED, NO OFFSET — In the indexed, no offset addressing mode, the effective address of the argument is contained in the 8-bit index register. Thus, this addressing mode can access the first 256 memory locations. These instructions are only one byte long. This mode is often used to move a pointer through a table or to hold the address of a frequently referenced RAM or I/O location.

INDEXED, 8-BIT OFFSET — In the indexed, 8-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and unsigned byte following the opcode. This addressing mode is useful in selecting the k th element in an n element table. With this 2-byte instruction, k would typically be in X with the address of the beginning of the table in the instruction. As such, tables may begin anywhere within the first 256 addressable locations and could extend as far as location 510 (\$1FE is the last location at which the instruction may begin).

INDEXED, 16-BIT OFFSET — In the indexed, 16-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the two unsigned bytes following the opcode. This address mode can be used in a manner similar to indexed, 8-bit offset, except that this 3-byte instruction allows tables to be anywhere in memory. As with Direct and Extended addressing, the Motorola assembler determines the shortest form of indexed addressing.

BIT SET/CLEAR — In the bit set/clear addressing mode, the bit to be set or cleared is part of the opcode and the byte following the opcode specifies the direct address of the byte in which the specified bit is to be set or cleared. Thus, any read/write bit in the first 256 locations of memory, including I/O, can be selectively set or cleared with a single 2-byte instruction. See Caution under the **INPUT/OUTPUT**.

BIT TEST AND BRANCH — The bit test and branch addressing mode is a combination of direct addressing and relative addressing. The bit which is to be tested and the condition (set or clear) is included in the opcode, and the

address of the byte to be tested is in the single byte immediately following the opcode byte. The signed relative 8-bit offset is in the third byte and is added to the value of the PC, if the branch condition is true. This single 3-byte instruction allows the program to branch based on the condition of any readable bit in the first 256 locations of memory. The span of branching is from -125 to +130 from the opcode address. The state of the tested bit is also transferred to the Carry bit of the Condition Code Register. See Caution under **INPUT/OUTPUT**.

INHERENT — In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index register or accumulator, as well as control instruction with no other arguments, are included in this mode. These instructions are one byte long.

INSTRUCTION SET

The MC68705P5 MPU has a set of 59 basic instructions, which when combined with the 10 address modes produce 207 usable opcodes. They can be divided into five different types: register/memory, read-modify-write, branch, bit manipulation, and control. The following paragraphs briefly explain each type. All the instructions within a given type are presented in individual tables.

REGISTER/MEMORY INSTRUCTIONS — Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The

jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operands. Refer to Table 1.

READ-MODIFY-WRITE INSTRUCTIONS — These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register (see Caution under **INPUT/OUTPUT**). The test for negative or zero (TST) instruction is included in the read-modify-write instructions, though it does not perform the write. Refer to Table 2.

BRANCH INSTRUCTIONS — The branch instructions cause a branch from the program when a certain condition is met. Refer to Table 3.

BIT MANIPULATION INSTRUCTIONS — These instructions are used on any bit in the first 256 bytes of the memory (see Caution under **INPUT/OUTPUT**). One group either sets or clears. The other group performs the bit and test branch operations. Refer to Table 4.

CONTROL INSTRUCTIONS — The control instructions control the MCU operations during program execution. Refer to Table 5.

ALPHABETICAL LISTING — The complete instruction set is given in alphabetical order in Table 6.

OPCODE MAP SUMMARY — Table 7 is an opcode map for the instructions used on the MCU.

TABLE 1 — REGISTER/MEMORY INSTRUCTIONS

Function		Mnemonic	Addressing Modes																							
			Immediate			Direct			Extended			Indexed (No Offset)			Indexed (8-Bit Offset)			Indexed (16-Bit Offset)			Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
			Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles						
Load A from Memory	LDA	A6	2	2		B6	2	4	C6	3	5	F6	1	4	E6	2	5	D6	3	6						
Load X from Memory	LDX	AE	2	2		BE	2	4	CE	3	5	FE	1	4	EE	2	5	DE	3	6						
Store A in Memory	STA	—	—	—		B7	2	5	C7	3	6	F7	1	5	E7	2	6	D7	3	7						
Store X in Memory	STX	—	—	—		BF	2	5	CF	3	6	FF	1	5	EF	2	6	DF	3	7						
Add Memory to A	ADD	AB	2	2		BB	2	4	CB	3	5	FB	1	4	EB	2	5	DB	3	6						
Add Memory and Carry to A	ADC	A9	2	2		B9	2	4	C9	3	5	F9	1	4	E9	2	5	D9	3	6						
Subtract Memory	SUB	A0	2	2		B0	2	4	C0	3	5	F0	1	4	E0	2	5	D0	3	6						
Subtract Memory from A with Borrow	SBC	A2	2	2		B2	2	4	C2	3	5	F2	1	4	E2	2	5	D2	3	6						
AND Memory to A	AND	A4	2	2		B4	2	4	C4	3	5	F4	1	4	E4	2	5	D4	3	6						
OR Memory with A	ORA	AA	2	2		BA	2	4	CA	3	5	FA	1	4	EA	2	5	DA	3	6						
Exclusive OR Memory with A	EOR	AB	2	2		BB	2	4	CB	3	5	FB	1	4	EB	2	5	DB	3	6						
Arithmetic Compare A with Memory	CMP	A1	2	2		B1	2	4	C1	3	5	F1	1	4	E1	2	5	D1	3	6						
Arithmetic Compare X with Memory	CPX	A3	2	2		B3	2	4	C3	3	5	F3	1	4	E3	2	5	D3	3	6						
Bit Test Memory with A (Logical Compare)	BIT	A5	2	2		B5	2	4	C5	3	5	F5	1	4	E5	2	5	D5	3	6						
Jump Unconditional	JMP	—	—	—		BC	2	3	CC	3	4	FC	1	3	EC	2	4	DC	3	5						
Jump to Subroutine	JSR	—	—	—		BD	2	7	CD	3	8	FD	1	7	ED	2	8	DD	3	9						

TABLE 2 — READ-MODIFY-WRITE INSTRUCTION

Function		Mnemonic	Addressing Modes														
			Inherent (A)			Inherent (X)			Direct			Indexed (No Offset)			Indexed (8 Bit Offset)		
			Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Increment	INC		4C	1	4	5C	1	4	3C	2	6	7C	1	6	6C	2	7
Decrement	DEC		4A	1	4	5A	1	4	3A	2	6	7A	1	6	6A	2	7
Clear	CLR		4F	1	4	5F	1	4	3F	2	6	7F	1	6	6F	2	7
Complement	COM		43	1	4	53	1	4	33	2	6	73	1	6	63	2	7
Negate (2's Complement)	NEG		40	1	4	50	1	4	30	2	6	70	1	6	60	2	7
Rotate Left Thru Carry	ROL		49	1	4	59	1	4	39	2	6	79	1	6	69	2	7
Rotate Right Thru Carry	ROR		46	1	4	56	1	4	36	2	6	76	1	6	66	2	7
Logical Shift Left	LSL		48	1	4	58	1	4	38	2	6	78	1	6	68	2	7
Logical Shift Right	LSR		44	1	4	54	1	4	34	2	6	74	1	6	64	2	7
Arithmetic Shift Right	ASR		47	1	4	57	1	4	37	2	6	77	1	6	67	2	7
Test for Negative or Zero	TST		4D	1	4	5D	1	4	3D	2	6	7D	1	6	6D	2	7

TABLE 3 — BRANCH INSTRUCTIONS

Function	Mnemonic	Relative Addressing Mode		
		Op Code	# Bytes	# Cycles
Branch Always	BRA	20	2	4
Branch Never	BRN	21	2	4
Branch IFF Higher	BHI	22	2	4
Branch IFF Lower or Same	BLS	23	2	4
Branch IFF Carry Clear	BCC	24	2	4
(Branch IFF Higher or Same)	(BHS)	24	2	4
Branch IFF Carry Set	BCS	25	2	4
(Branch IFF Lower)	(BLO)	25	2	4
Branch IFF Not Equal	BNE	26	2	4
Branch IFF Equal	BEQ	27	2	4
Branch IFF Half Carry Clear	BHCC	28	2	4
Branch IFF Half Carry Set	BHCS	29	2	4
Branch IFF Plus	BPL	2A	2	4
Branch IFF Minus	BMI	2B	2	4
Branch IFF Interrupt Mask Bit is Clear	BMC	2C	2	4
Branch IFF Interrupt Mask Bit is Set	BMS	2D	2	4
Branch IFF Interrupt Line is Low	BIL	2E	2	4
Branch IFF Interrupt Line is High	BIH	2F	2	4
Branch to Subroutine	BSR	AD	2	8

TABLE 4 — BIT MANIPULATION INSTRUCTIONS

Function	Mnemonic	Addressing Modes					
		Bit Set/Clear			Bit Test and Branch		
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Branch IFF Bit n is set	BRSET n (n = 0...7)	—	—	—	$2 * n$	3	10
Branch IFF Bit n is clear	BRCLR n (n = 0...7)	—	—	—	$01 + 2 * n$	3	10
Set Bit n	BSET n (n = 0...7)	$10 + 2 * n$	2	7	—	—	—
Clear Bit n	BCLR n (n = 0...7)	$11 + 2 * n$	2	7	—	—	—

TABLE 5 — CONTROL INSTRUCTIONS

Function	Mnemonic	Op Code	Inherent	
			# Bytes	# Cycles
Transfer A to X	TAX	97	1	2
Transfer X to A	TXA	9F	1	2
Set Carry Bit	SEC	99	1	2
Clear Carry Bit	CLC	98	1	2
Set Interrupt Mask Bit	SEI	9B	1	2
Clear Interrupt Mask Bit	CLI	9A	1	2
Software Interrupt	SWI	83	1	11
Return from Subroutine	RTS	81	1	6
Return from Interrupt	RTI	80	1	9
Reset Stack Pointer	RSP	9C	1	2
No-Operation	NOP	9D	1	2

TABLE 6 — INSTRUCTION SET

Mnemonic	Addressing Modes										Condition Codes				
	Inherent	Immediate	Direct	Extended	Relative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/ Clear	Bit Test & Branch	H	I	N	Z	C
ADC		X	X	X		X	X	X			Λ	•	Λ	Λ	Λ
ADD		X	X	X		X	X	X			Λ	•	Λ	Λ	Λ
AND		X	X	X		X	X	X			•	•	Λ	Λ	•
ASL	X		X			X	X				•	•	Λ	Λ	Λ
ASR	X		X			X	X				•	•	Λ	Λ	Λ
BCC					X						•	•	•	•	•
BCLR									X		•	•	•	•	•
BCS					X						•	•	•	•	•
BEQ					X						•	•	•	•	•
BHCC					X						•	•	•	•	•
BHCS					X						•	•	•	•	•
BHI					X						•	•	•	•	•
BHS					X						•	•	•	•	•
BIH					X						•	•	•	•	•
BIL					X						•	•	•	•	•
BIT		X	X	X		X	X	X			•	•	Λ	Λ	•
BLO					X						•	•	•	•	•
BLS					X						•	•	•	•	•
BMC					X						•	•	•	•	•
BMI					X						•	•	•	•	•
BMS					X						•	•	•	•	•
BNE					X						•	•	•	•	•
BPL					X						•	•	•	•	•
BRA					X						•	•	•	•	•
BRN					X						•	•	•	•	•
BRCLR										X	•	•	•	•	Λ
BRSET										X	•	•	•	•	Λ
BSET									X		•	•	•	•	•
BSR					X						•	•	•	•	•
CLC	X										•	•	•	•	0
CLI	X										•	0	•	•	•
CLR	X		X			X	X				•	•	0	1	•
CMP		X	X	X		X	X	X			•	•	Λ	Λ	Λ
COM	X		X			X	X				•	•	Λ	Λ	1
CPX		X	X	X		X	X	X			•	•	Λ	Λ	Λ

Condition Code Symbols

- H Half Carry (From Bit 3)
 I Interrupt Mask
 N Negative (Sign Bit)
 Z Zero
 C Carry/Borrow
 Λ Test and Set if True, Cleared Otherwise
 • Not Affected
 ? Load CC Register From Stack
 1 Set
 0 Clear

TABLE 6 — INSTRUCTION SET (CONTINUED)

Mnemonic	Addressing Modes										Condition Codes				
	Inherent	Immediate	Direct	Extended	Relative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/ Clear	Bit Test & Branch	H	I	N	Z	C
DEC	X		X			X	X				•	•	Δ	Δ	•
EOR		X	X	X		X	X	X			•	•	Δ	Δ	•
INC	X		X			X	X				•	•	Δ	Δ	•
JMP			X	X		X	X	X			•	•	•	•	•
JSR			X	X		X	X	X			•	•	•	•	•
LDA		X	X	X		X	X	X			•	•	Δ	Δ	•
LDX		X	X	X		X	X	X			•	•	Δ	Δ	•
LSL	X		X			X	X				•	•	Δ	Δ	Δ
LSR	X		X			X	X				•	•	0	Δ	Δ
NEG	X		X			X	X				•	•	Δ	Δ	Δ
NOP	X										•	•	•	•	•
ORA		X	X	X		X	X	X			•	•	Δ	Δ	•
ROL	X		X			X	X				•	•	Δ	Δ	Δ
RSP	X										•	•	•	•	•
RTI	X										?	?	?	?	?
RTS	X										•	•	•	•	•
SBC		X	X	X		X	X	X			•	•	Δ	Δ	Δ
SEC	X										•	•	•	•	1
SEI	X										•	1	•	•	•
STA			X	X		X	X	X			•	•	Δ	Δ	•
STX			X	X		X	X	X			•	•	Δ	Δ	•
SUB		X	X	X		X	X	X			•	•	Δ	Δ	Δ
SWI	X										•	1	•	•	•
TAX	X										•	•	•	•	•
TST	X		X			X	X				•	•	Δ	Δ	•
TXA	X										•	•	•	•	•

Condition Code Symbols

- H Half Carry (From Bit 3)
- I Interrupt Mask
- N Negative (Sign Bit)
- Z Zero
- C Carry/Borrow
- Δ Test and Set if True, Cleared Otherwise
- Not Affected
- ? Load CC Register From Stack
- 1 Set
- 0 Clear

TABLE 7 — M6805 HMOS FAMILY OPCODE MAP

		Bit Manipulation		Branch		Read-Modify-Write						Control		Register/Memory																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											
		BTB	BSC	REL	DIR	INH	IX1	IX	INH	INH	IMM	DIR	EXT	IX2	IX1	IX																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
Low	Hi	0	0000	1	0001	2	0010	3	0011	4	0100	5	0101	6	0110	7	0111	8	1000	9	1001	10	1010	11	1011	12	1111	Hi	Low																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																												
0	0000	10	BRSET0	3	BSET0	2	BRA	REL	2	NEG	DIR	4	NEG	INH	2	NEG	IX1	1	NEG	IX	1	RTI	2	SUB	IMM	4	SUB	DIR	5	SUB	EXT	6	SUB	IX2	7	SUB	IX1	8	SUB	IX	9	SUB	IX1	10	SUB	IX	11	SUB	IX1	12	SUB	IX	13	SUB	IX1	14	SUB	IX	15	SUB	IX1	16	SUB	IX	17	SUB	IX1	18	SUB	IX	19	SUB	IX1	20	SUB	IX	21	SUB	IX1	22	SUB	IX	23	SUB	IX1	24	SUB	IX	25	SUB	IX1	26	SUB	IX	27	SUB	IX1	28	SUB	IX	29	SUB	IX1	30	SUB	IX	31	SUB	IX1	32	SUB	IX	33	SUB	IX1	34	SUB	IX	35	SUB	IX1	36	SUB	IX	37	SUB	IX1	38	SUB	IX	39	SUB	IX1	40	SUB	IX	41	SUB	IX1	42	SUB	IX	43	SUB	IX1	44	SUB	IX	45	SUB	IX1	46	SUB	IX	47	SUB	IX1	48	SUB	IX	49	SUB	IX1	50	SUB	IX	51	SUB	IX1	52	SUB	IX	53	SUB	IX1	54	SUB	IX	55	SUB	IX1	56	SUB	IX	57	SUB	IX1	58	SUB	IX	59	SUB	IX1	60	SUB	IX	61	SUB	IX1	62	SUB	IX	63	SUB	IX1	64	SUB	IX	65	SUB	IX1	66	SUB	IX	67	SUB	IX1	68	SUB	IX	69	SUB	IX1	70	SUB	IX	71	SUB	IX1	72	SUB	IX	73	SUB	IX1	74	SUB	IX	75	SUB	IX1	76	SUB	IX	77	SUB	IX1	78	SUB	IX	79	SUB	IX1	80	SUB	IX	81	SUB	IX1	82	SUB	IX	83	SUB	IX1	84	SUB	IX	85	SUB	IX1	86	SUB	IX	87	SUB	IX1	88	SUB	IX	89	SUB	IX1	90	SUB	IX	91	SUB	IX1	92	SUB	IX	93	SUB	IX1	94	SUB	IX	95	SUB	IX1	96	SUB	IX	97	SUB	IX1	98	SUB	IX	99	SUB	IX1	100	SUB	IX	101	SUB	IX1	102	SUB	IX	103	SUB	IX1	104	SUB	IX	105	SUB	IX1	106	SUB	IX	107	SUB	IX1	108	SUB	IX	109	SUB	IX1	110	SUB	IX	111	SUB	IX1	112	SUB	IX	113	SUB	IX1	114	SUB	IX	115	SUB	IX1	116	SUB	IX	117	SUB	IX1	118	SUB	IX	119	SUB	IX1	120	SUB	IX	121	SUB	IX1	122	SUB	IX	123	SUB	IX1	124	SUB	IX	125	SUB	IX1	126	SUB	IX	127	SUB	IX1	128	SUB	IX	129	SUB	IX1	130	SUB	IX	131	SUB	IX1	132	SUB	IX	133	SUB	IX1	134	SUB	IX	135	SUB	IX1	136	SUB	IX	137	SUB	IX1	138	SUB	IX	139	SUB	IX1	140	SUB	IX	141	SUB	IX1	142	SUB	IX	143	SUB	IX1	144	SUB	IX	145	SUB	IX1	146	SUB	IX	147	SUB	IX1	148	SUB	IX	149	SUB	IX1	150	SUB	IX	151	SUB	IX1	152	SUB	IX	153	SUB	IX1	154	SUB	IX	155	SUB	IX1	156	SUB	IX	157	SUB	IX1	158	SUB	IX	159	SUB	IX1	160	SUB	IX	161	SUB	IX1	162	SUB	IX	163	SUB	IX1	164	SUB	IX	165	SUB	IX1	166	SUB	IX	167	SUB	IX1	168	SUB	IX	169	SUB	IX1	170	SUB	IX	171	SUB	IX1	172	SUB	IX	173	SUB	IX1	174	SUB	IX	175	SUB	IX1	176	SUB	IX	177	SUB	IX1	178	SUB	IX	179	SUB	IX1	180	SUB	IX	181	SUB	IX1	182	SUB	IX	183	SUB	IX1	184	SUB	IX	185	SUB	IX1	186	SUB	IX	187	SUB	IX1	188	SUB	IX	189	SUB	IX1	190	SUB	IX	191	SUB	IX1	192	SUB	IX	193	SUB	IX1	194	SUB	IX	195	SUB	IX1	196	SUB	IX	197	SUB	IX1	198	SUB	IX	199	SUB	IX1	200	SUB	IX	201	SUB	IX1	202	SUB	IX	203	SUB	IX1	204	SUB	IX	205	SUB	IX1	206	SUB	IX	207	SUB	IX1	208	SUB	IX	209	SUB	IX1	210	SUB	IX	211	SUB	IX1	212	SUB	IX	213	SUB	IX1	214	SUB	IX	215	SUB	IX1	216	SUB	IX	217	SUB	IX1	218	SUB	IX	219	SUB	IX1	220	SUB	IX	221	SUB	IX1	222	SUB	IX	223	SUB	IX1	224	SUB	IX	225	SUB	IX1	226	SUB	IX	227	SUB	IX1	228	SUB	IX	229	SUB	IX1	230	SUB	IX	231	SUB	IX1	232	SUB	IX	233	SUB	IX1	234	SUB	IX	235	SUB	IX1	236	SUB	IX	237	SUB	IX1	238	SUB	IX	239	SUB	IX1	240	SUB	IX	241	SUB	IX1	242	SUB	IX	243	SUB	IX1	244	SUB	IX	245	SUB	IX1	246	SUB	IX	247	SUB	IX1	248	SUB	IX	249	SUB	IX1	250	SUB	IX	251	SUB	IX1	252	SUB	IX	253	SUB	IX1	254	SUB	IX	255	SUB	IX1	256	SUB	IX	257	SUB	IX1	258	SUB	IX	259	SUB	IX1	260	SUB	IX	261	SUB	IX1	262	SUB	IX	263	SUB	IX1	264	SUB	IX	265	SUB	IX1	266	SUB	IX	267	SUB	IX1	268	SUB	IX	269	SUB	IX1	270	SUB	IX	271	SUB	IX1	272	SUB	IX	273	SUB	IX1	274	SUB	IX	275	SUB	IX1	276	SUB	IX	277	SUB	IX1	278	SUB	IX	279	SUB	IX1	280	SUB	IX	281	SUB	IX1	282	SUB	IX	283	SUB	IX1	284	SUB	IX	285	SUB	IX1	286	SUB	IX	287	SUB	IX1	288	SUB	IX	289	SUB	IX1	290	SUB	IX	291	SUB	IX1	292	SUB	IX	293	SUB	IX1	294	SUB	IX	295	SUB	IX1	296	SUB	IX	297	SUB	IX1	298	SUB	IX	299	SUB	IX1	300	SUB	IX	301	SUB	IX1	302	SUB	IX	303	SUB	IX1	304	SUB	IX	305	SUB	IX1	306	SUB	IX	307	SUB	IX1	308	SUB	IX	309	SUB	IX1	310	SUB	IX	311	SUB	IX1	312	SUB	IX	313	SUB	IX1	314	SUB	IX	315	SUB	IX1	316	SUB	IX	317	SUB	IX1	318	SUB	IX	319	SUB	IX1	320	SUB	IX	321	SUB	IX1	322	SUB	IX	323	SUB	IX1	324	SUB	IX	325	SUB	IX1	326	SUB	IX	327	SUB	IX1	328	SUB	IX	329	SUB	IX1	330	SUB	IX	331	SUB	IX1	332	SUB	IX	333	SUB	IX1	334	SUB	IX	335	SUB	IX1	336	SUB	IX	337	SUB	IX1	338	SUB	IX	339	SUB	IX1	340	SUB	IX	341	SUB	IX1	342	SUB	IX	343	SUB	IX1	344	SUB	IX	345	SUB	IX1	346	SUB	IX	347	SUB	IX1	348	SUB	IX	349	SUB	IX1	350	SUB	IX	351	SUB	IX1	352	SUB	IX	353	SUB	IX1	354	SUB	IX	355	SUB	IX1	356	SUB	IX	357	SUB	IX1	358	SUB	IX	359	SUB	IX1	360	SUB	IX	361	SUB	IX1	362	SUB	IX	363	SUB	IX1	364	SUB	IX	365	SUB	IX1	366	SUB	IX	367	SUB	IX1	368	SUB	IX	369	SUB	IX1	370	SUB	IX	371	SUB	IX1	372	SUB	IX	373	SUB	IX1	374	SUB	IX	375	SUB	IX1	376	SUB	IX	377	SUB	IX1	378	SUB	IX	379	SUB	IX1	380	SUB	IX	381	SUB	IX1	382	SUB	IX	383	SUB	IX1	384	SUB	IX	385	SUB	IX1	386	SUB	IX	387	SUB	IX1	388	SUB	IX	389	SUB	IX1	390	SUB	IX	391	SUB	IX1	392	SUB	IX	393	SUB	IX1	394	SUB	IX	395	SUB	IX1	396	SUB	IX	397	SUB	IX1	398	SUB	IX	399	SUB	IX1	400	SUB	IX	401	SUB	IX1	402	SUB	IX	403	SUB	IX1	404	SUB	IX	405	SUB	IX1	406	SUB	IX	407	SUB	IX1	408	SUB	IX	409	SUB	IX1	410	SUB	IX	411	SUB	IX1	412	SUB	IX	413	SUB	IX1	414	SUB	IX	415	SUB	IX1	416	SUB	IX	417	SUB	IX1	418	SUB	IX	419	SUB	IX1	420	SUB	IX	421	SUB	IX1	422	SUB	IX	423	SUB	IX1	424	SUB	IX	425	SUB	IX1	426	SUB	IX	427	SUB	IX1	428	SUB	IX	429	SUB	IX1	430	SUB	IX	431	SUB	IX1	432	SUB	IX	433	SUB	IX1	434	SUB	IX	435	SUB	IX1	436	SUB	IX	437	SUB	IX1	438	SUB	IX	439	SUB	IX1	440	SUB	IX	441	SUB	IX1	442	SUB	IX	443	SUB	IX1	444	SUB	IX	445	SUB	IX1	446	SUB	IX	447	SUB	IX1	448	SUB	IX	449	SUB	IX1	450	SUB	IX	451	SUB	IX1	452	SUB	IX	453	SUB	IX1	454	SUB	IX	455	SUB	IX1	456	SUB	IX	457	SUB	IX1	458	SUB	IX	459	SUB	IX1	460	SUB	IX	461	SUB	IX1	462	SUB	IX	463	SUB	IX1	464	SUB	IX	465	SUB	IX1	466	SUB	IX	467	SUB	IX1	468	SUB	IX	469	SUB	IX1	470	SUB	IX	471	SUB	IX1	472	SUB	IX	473	SUB	IX1	474	SUB	IX	475	SUB	IX1	476	SUB	IX	477	SUB	IX1	478	SUB	IX	479	SUB	IX1	480	SUB	IX	481	SUB	IX1	482	SUB	IX	483	SUB	IX1	484	SUB	IX	485	SUB	IX1	486	SUB	IX	487	SUB	IX1	488	SUB	IX	489	SUB	IX1	490	SUB	IX	491	SUB	IX1	492	SUB	IX	493	SUB	IX1	494	SUB	IX	495	SUB	IX1	496	SUB	IX	497	SUB	IX1	498	SUB	IX	499	SUB	IX1	500	SUB	IX	501	SUB	IX1	502	SUB	IX	503	SUB	IX1	504	SUB	IX	505	SUB	IX1	506	SUB	IX	507	SUB	IX1	508	SUB	IX	509	SUB	IX1	510	SUB	IX	511	SUB	IX1	512	SUB	IX	513	SUB	IX1	514	SUB	IX	515	SUB	IX1	516	SUB	IX	517	SUB	IX1	518	SUB	IX	519	SUB	IX1	520	SUB	IX	521	SUB	IX1	522	SUB	IX	523	SUB	IX1	524	SUB	IX	525	SUB	IX1	526	SUB	IX	527	SUB	IX1	528	SUB	IX	529	SUB	IX1	530	SUB	IX	531	SUB	IX1	532	SUB	IX	533	SUB	IX1	534	SUB	IX	535	SUB	IX1	536	SUB	IX	537	SUB	IX1	538	SUB	IX	539	SUB	IX1	540	SUB	IX	541	SUB	IX1	542	SUB	IX	543	SUB	IX1	544	SUB	IX	545	SUB	IX1	546	SUB	IX	547	SUB	IX1	548	SUB	IX	549	SUB	IX1	550	SUB	IX	551	SUB	IX1	552	SUB	IX	553	SUB	IX1	554	SUB	IX	555	SUB	IX1	556	SUB	IX	557	SUB	IX1	558	SUB	IX	559	SUB	IX1	560	SUB	IX	561	SUB	IX1	562	SUB	IX	563	SUB	IX1	564	SUB	IX	565	SUB	IX1	566	SUB	IX	567	SUB	IX1	568	SUB	IX	569	SUB	IX1	570	SUB	IX	571	SUB	IX1	572	SUB	IX	573	SUB	IX1	574	SUB	IX	575	SUB	IX1	576	SUB	IX	577	SUB	IX1	578	SUB	IX	579	SUB	IX1	580	SUB	IX	581	SUB	IX1	582	SUB	IX	583	SUB	IX1	584	SUB	IX	

Abbreviations for Address Modes

INH	Inherent
IMM	Immediate
DIR	Direct
EXT	Extended
REL	Relative
BSC	Bit Set/Clear
BTB	Bit Test and Branch
IX	Indexed (No Offset)
IX1	Indexed, 1 Byte (8-Bit) Offset
IX2	Indexed, 2 Byte (16-Bit) Offset

LEGEND

