



DECADE COUNTER

MC5490 • MC7490
MC9390 • MC8390

Add Suffix F for TO-86 ceramic flat package (Case 007).

Suffix L for TO-116 dual in-line ceramic package (Case 632).

Suffix P for TO-116 dual in-line plastic package (Case 646) MC7490, MC8390

RESET/COUNT TRUTH TABLE

R0		R9		OUTPUT			
Pin 2	Pin 3	Pin 6	Pin 7	Q3	Q2	Q1	Q0
1	1	0	X	0	0	0	0
1	1	X	0	0	0	0	0
X	X	1	1	1	0	0	1
X	0	X	0	COUNT			
0	X	0	X	COUNT			
0	X	X	0	COUNT			
X	0	0	X	COUNT			

X = Don't care.

COUNT SEQUENCE TRUTH TABLE

COUNT	OUTPUT			
	Q3	Q2	Q1	Q0
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1

Q0 connected to $\overline{C1}$.

Input Loading Factor:

R0, R9 = 1

$\overline{C0}$ = 2


$\overline{C1}$ = 4

Output Loading Factor = 10

Total Power Dissipation = 160 mW typ/pkg

Propagation Delay Time = 20 ns typ/bit

These 4-bit counters are comprised of a divide-by-two section and a divide-by-five section. These sections can be used independently, or can be connected to perform the counting function or the simple divide-by-ten function. Two sets of direct RESET inputs are provided to allow setting all outputs to a logic "0" or to the BCD count of 9.




DataSheet4U.com


VCC = Pin 5
Gnd = Pin 10

DataSheet

TYPICAL RESET GATE



TYPICAL FLIP-FLOP



DataSheet4U.com

oAIG

www.DataSheet4U.com

004478

4478

moI

ELECTRICAL CHARACTERISTICS


Test procedures are shown for only one input of each reset gate. The other input of each reset gate is tested in the same manner.

MC5490, MC9390
 MC7490, MC8390


Characteristic	Symbol	Pin Under Test	MC5490/MC9390 Test Limits -55 to +125°C		MC7490/MC8390 Test Limits 0 to +75°C		TEST CURRENT / VOLTAGE VALUES (All Temperatures)										Notes				
			Min	Max	Unit	Min	Max	mA					Volts								
								I _{OL}	I _{OH}	V _{IL}	V _{IH}	V _{IHH}	V _R	V _{ILT1}	V _{ILT2}	V _{IHT}		V _{CC}	V _{CCL}	V _{CCH}	
Input Forward Current	R0 R9 C0 C1	2 6 14 1	-	-1.6 -1.6 -3.2 -6.4	mAdc ↓	-	-	2 6 14 1	-	-	-	3 7	-	-	-	-	-	5	5	5	1, 2, 3
Leakage Current	R0 R9 C0 C1	2 6 14 1	-	40 40 80 160	μAdc ↓	-	-	-	-	-	-	-	-	-	-	-	-	5	5	5	1, 2, 3
Output* Output Voltage	O0	12	-	0.4	Vdc	-	-	-	-	-	-	-	-	-	6.7	-	-	5	5	5	10
Short-Circuit Current	Pulse 2	↓	-20	-57	mAdc	-18	-57	-	-	-	-	-	-	-	6.7	-	-	-	-	-	14
Output Voltage	Pulse 2	↓	2.4	-	Vdc	2.4	-	-	-	-	-	-	-	-	6.7	-	-	5	5	5	14
Pulse 2	O1	9	-	0.4	Vdc	-	0.4	-	-	-	-	-	-	-	6.7	-	-	5	5	5	10
Pulse 2	Pulse 2	↓	-20	-57	mAdc	-18	-57	-	-	-	-	-	-	-	6.7	-	-	-	-	-	1
Pulse 2	Pulse 2	↓	2.4	-	Vdc	2.4	-	-	-	-	-	-	-	-	6.7	-	-	5	5	5	1
Pulse 3	O2	8	-	0.4	Vdc	-	0.4	-	-	-	-	-	-	-	6.7	1	2,3	5	5	5	10
Pulse 3	Pulse 3	↓	-20	-57	mAdc	-18	-57	-	-	-	-	-	-	-	6.7	1	2,3	-	-	-	1
Pulse 3	Pulse 3	↓	2.4	-	Vdc	2.4	-	-	-	-	-	-	-	-	6.7	1	2,3	5	5	5	1
Pulse 4	O3	11	-	0.4	Vdc	-	0.4	-	-	-	-	-	-	-	6.7	1	2,3	5	5	5	10
Pulse 4	Pulse 4	↓	-20	-57	mAdc	-18	-57	-	-	-	-	-	-	-	6.7	1	2,3	-	-	-	1
Pulse 4	Pulse 4	↓	2.4	-	Vdc	2.4	-	-	-	-	-	-	-	-	6.7	1	2,3	5	5	5	1
Power Requirements (Total Device) Power Supply Drain	I _{CC}	5	-	46	mAdc	-	53	-	-	-	-	-	-	-	-	-	-	-	-	-	-

TEST CURRENT / VOLTAGE APPLIED TO PINS LISTED BELOW:

*Pulse 1 applied prior to Pulse 2, 3, and 4.
 †Only one output should be shorted at a time.



SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



$f_{\text{tog}} = 10 \text{ MHz min}$

$C_T = 15 \text{ pF}$ = total parasitic capacitance, which includes probe, wiring, and load capacitances.

*The coax delays from input to scope and output to scope must be matched. The scope must be terminated in 50-ohm impedance. The 950-ohm resistor and the scope termination impedance constitute a 20:1 attenuator probe.

**A load is connected to each output during the test.

