Octal Buffer/Line Driver with 3-State Outputs

The MC74ACT241 is an octal buffer and line driver designed to be employed as a memory address driver, clock driver and bus oriented transmitter or receiver which provides improved PC board density.

Features

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- Outputs Source/Sink 24 mA
- TTL Compatible Inputs
- These are Pb–Free Devices




Figure 1. Pinout: 20-Lead Packages Conductors
(Top View)

TRUTH TABLE

Inputs		Outputs
OE ₁	D	(Pins 12, 14, 16, 18)
L	L	L
L	Н	Н
Н	Х	Z

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedance

TRUTH TABLE

Inputs		Outputs
OE ₂	D	(Pins 3, 5, 7, 9)
Н	L	L
Н	Н	Н
L	Х	Z

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedance



ON Semiconductor®

www.onsemi.com




SOIC-20W DW SUFFIX CASE 751D







TSSOP-20 DT SUFFIX CASE 948E



= Assembly Location

WL, L = Wafer Lot YY, Y = Year WW, W = Work Week G or = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

MAXIMUM RATINGS

Symbol	Parameter		Value	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V	
V _{IN}	DC Input Voltage (Referenced to GND)		–0.5 to V _{CC} +0.5	V
V _{OUT}	DC Output Voltage (Referenced to GND) (Note 1)		-0.5 to V _{CC} +0.5	V
I _{IK}	DC Input Diode Current		±20	mA
I _{OK}	DC Output Diode Current		±50	mA
I _{OUT}	DC Output Sink/Source Current		±50	mA
I _{CC}	DC Supply Current, per Output Pin	±50	mA	
I _{GND}	DC Ground Current, per Output Pin	±100	mA	
T _{STG}	Storage Temperature Range	-65 to +150	°C	
TL	Lead temperature, 1 mm from Case for 10 Seconds	260	°C	
TJ	Junction Temperature Under Bias		140	°C
θ_{JA}	Thermal Resistance (Note 2)	SOIC TSSOP	65.8 110.7	°C/W
MSL	Moisture Sensitivity		Level 1	
F _R	Flammability Rating Oxygen Index	k: 30% – 35%	UL 94 V-0 @ 0.125 in	
V _{ESD}	ESD Withstand Voltage Human Body M Machine M Charged Device M	> 2000 > 200 > 1000	V	
I _{Latchup}	Latchup Performance Above V _{CC} and Below GND at 8	35°C (Note 6)	±100	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. I_{OUT} absolute maximum rating must be observed.
- The package thermal impedance is calculated in accordance with JESD 51–7.
- 3. Tested to EIA/JESD22-A114-A.
- 4. Tested to EIA/JESD22-A115-A.
- Tested to JESD22-C101-A.
- 6. Tested to EIA/JESD78.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Тур	Max	Unit
V _{CC}	DC Input Voltage (Referenced to GND)	4.5		5.5	V
V _{IN} , V _{OUT}	DC Input Voltage, Output Voltage (Referenced to GND)	0		V _{CC}	V
T _A	Operating Temperature, All Package Types	-40	25	+85	°C
t _r , t _f	Input Rise and Fall Time (Note 8) $ V_{CC} = 4.5 \ V_{CC} = 5.5 \$	/ 0 / 0	10 8.0	10 8.0	ns/V
I _{OH}	Output Current – High	_	-	-24	mA
I _{OL}	Output Current – Low	-	-	24	mA

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

- 7. Unused Inputs may not be left open. All inputs must be tied to a high voltage level or low logic voltage level.
 8. V_{in} from 0.8 V to 2.0 V; refer to individual Data Sheets for devices that differ from the typical input rise and fall times.

DC CHARACTERISTICS

		V	T _A = -	+25°C	T _A = -40°C to +85°C			
Symbol	Parameter	V _{CC} (V)	Тур	Gı	Guaranteed Limits		Conditions	
V _{IH}	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	V V	V _{OUT} = 0.1 V or V _{CC} – 0.1 V	
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	V V	V _{OUT} = 0.1 V or V _{CC} – 0.1 V	
V _{OH}	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	V V	I _{OUT} = -50 μA	
		4.5 5.5	-	3.86 4.86	3.76 4.76	V V	* V _{IN} = V _{IL} or V _{IH} -24 mA $_{OH}$ -24 mA	
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	V V	I _{OUT} = 50 μA	
		4.5 5.5	-	0.36 0.36	0.44 0.44	V V	$^*V_{IN} = V_{IL} \text{ or } V_{IH}$ 24 mA 1O_L 24 mA	
I _{IN}	Maximum Input Leakage Current	5.5	-	±0.1	±1.0	μΑ	$V_I = V_{CC}$, GND	
ΔI_{CCT}	Additional Maximum I _{CC} /Input	5.5	0.6	-	1.5	mA	$V_{I} = V_{CC} - 2.1 \text{ V}$	
l _{OZ}	Maximum 3–State Current	5.5	-	±0.5	±5.0	μΑ	$ \begin{array}{c} V_{I}\left(OE\right) = V_{IL}, \ V_{IH} \\ V_{I} = V_{CC}, \ GND \\ V_{O} = V_{CC}, \ GND \end{array} $	
I _{OLD} I _{OHD}	†Minimum Dynamic Output Current	5.5 5.5	-	-	75 –75	mA mA	V _{OLD} = 1.65 V Max V _{OHD} = 3.85 V Min	
Icc	Maximum Quiescent Supply Current	5.5	-	8.0	80	μΑ	V _{IN} = V _{CC} or GND	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

*All outputs loaded; thresholds on input associated with output under test.

AC CHARACTERISTICS $t_r = t_f = 3.0$ ns (For Figures and Waveforms, See Figures 2, 3, and 4.)

		V _{CC} *		_A = +25° _L = 50 p		T _A = -40°C C _L = 5		
Symbol	Parameter	(V)	Min	Тур	Max	Min	Max	Unit
t _{PLH}	Propagation Delay Data to Output	5.0	1.5	6.5	9.0	1.5	10.0	ns
t _{PHL}	Propagation Delay Data to Output	5.0	1.5	7.0	9.0	1.5	10.0	ns
t _{PZH}	Output Enable Time	5.0	1.5	6.0	9.0	1.0	10.0	ns
t _{PZL}	Output Enable Time	5.0	1.5	7.0	10.0	1.5	11.0	ns
t _{PHZ}	Output Disable Time	5.0	1.5	8.0	10.5	1.5	11.5	ns
t _{PLZ}	Output Disable Time	5.0	2.0	7.0	10.5	1.5	11.5	ns

^{*}Voltage Range 5.0 V is 5.0 V ±0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Unit	Test Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = 5.0 V
C _{PD}	Power Dissipation Capacitance		pF	V _{CC} = 5.0 V

[†]Maximum test duration 2.0 ms, one output loaded at a time.

SWITCHING WAVEFORMS




Figure 2.





Figure 3.



*Includes all probe and jig capacitance

Figure 4. Test Circuit


ORDERING INFORMATION

Device	Package	Shipping [†]
MC74ACT241DWG	SOIC-20 (Pb-Free)	38 Units / Rail
MC74ACT241DWR2G	SOIC-20 (Pb-Free)	1000 / Tape & Reel
MC74ACT241DTR2G	TSSOP-20 (Pb-Free)	2500 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

TSSOP-20 **DT SUFFIX** CASE 948E-02 **ISSUE C**




NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER.

- MILLIMETER.
 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. ALLOWABLE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION. CONDITION.
 6. TERMINAL NUMBERS ARE SHOWN FOR
- 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE W-

72.27.11.11.12.07.11.07.11.01.11.27.11.1211							
	MILLIN	IETERS	INCHES				
DIM	MIN	MIN MAX		MAX			
Α	6.40	6.60	0.252	0.260			
В	4.30	4.50	0.169	0.177			
С		1.20		0.047			
D	0.05	0.15	0.002	0.006			
F	0.50	0.75	0.020	0.030			
G	0.65	BSC	0.026 BSC				
Н	0.27	0.37	0.011	0.015			
J	0.09	0.20	0.004	0.008			
J1	0.09	0.16	0.004	0.006			
K	0.19	0.30	0.007	0.012			
K1	0.19	0.25	0.007	0.010			
Ĺ	6.40		0.252 BSC				
М	0°	8°	0.0	8°			


SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

SOIC-20W DW SUFFIX CASE 751D-05 ISSUE G



NOTES

- DIMENSIONS ARE IN MILLIMETERS.
- 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
 5. DIMENSION B DOES NOT INCLUDE DAMBAR

 PROTRUGION. ALLOWARD F. PROTRUGION.

 PROTRUGION.
- DIMENSION B DOES NOT INCLUDE DAMBAP PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS						
DIM	MIN MAX						
Α	2.35	2.65					
A1	0.10 0.25						
В	0.35 0.49						
С	0.23 0.32						
D	12.65	12.95					
E	7.40 7.60						
е	1.27	BSC					
Н	10.05	10.55					
h	0.25	0.75					
L	0.50	0.90					
θ	0 °	7 °					

ON Semiconductor and the are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent—Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative