



MC74F2961A MC74F2962A

Advance Information

4-BIT CORRECTION MULTIPLE BUS BUFFERS

DESCRIPTION — The MC74F2961A and MC74F2962A are high-performance, low-power Schottky multiple bus buffers that provide the complete data path interface between the MC74F2960/A Error Detection and Correction Unit, dynamic RAM memory and the system data bus. The MC74F2961A provides an inverting data path between the data bus (B_i) and the MC74F2960/A error correction data input (Y_i) and the MC74F2962A provides a noninverting configuration (B_i to Y_i). Both devices provide inverting data paths between the MC74F2960/A and memory data bus, thereby optimizing internal data path speeds.

The MC74F2961A and MC74F2962A are 4-bit devices. Four devices are used to interface each 16-bit MC74F2960/A Error Detection and Correction Unit with dynamic memory. The system can easily be expanded to 32 or more bits for wider memory applications. The 4-bit configuration allows enabling the appropriate devices two-at-a-time for intermixed word or byte, read and write in 16-bit systems with error correction.

Data latches between the error correction data bus and the system data bus facilitate byte writing in memory systems wider than 8-bits. They also provide a data holding capability during single-step system operation.

- Provides complete data path interface between the MC74F2960/A Error Detection and Correction Unit, the system data bus and dynamic RAM memory
- 3-State 24 mA Output to Data Bus
- 3-State Data Output to Memory
- Inverting Data Bus for MC74F2961A and Noninverting for MC74F2962A
- Data Bus Latches Allow Operation with Multiplexed Buses
- Space Saving 24-Pin 0.3" Package

System Performance Improvement

Motorola 'A' System versus AMD Standard System


Mode	Device	Path	Am2960 Am2961	MC74F2960A/ 2961A	% Improvement with 'A'-System
Generate	2961/A 2960/A	B to Y	25	12	52%
		Data to S/C	32	20	38%
		Total Delay	57	32	44%
Detect	2961/A 2960/A	D to Y	15	10	33%
		Data to Error	32	19	41%
		Total Delay	47	29	38%
Correct	2961/A	D to Y	15	10	33%
	2960/A	Data to Data	65	42	35%
	2961/A	Y to B	20	13	35%
		Total Delay	100	65	35%

All delays are in nanoseconds and are manufacturer's published specifications.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

4-BIT ERROR CORRECTION MULTIPLE BUS BUFFERS


CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation

N Suffix — Case 724-02 (Plastic)
J Suffix — Case 758-01 (Ceramic)


LOGIC SYMBOL



B-Bus is noninverting for
MC74F2962A

MC74F2961A • MC74F2962A

BLOCK DIAGRAM



PIN DESCRIPTION

Pin No.	Name	I/O	Description
4, 9, 16, 21	B ₀ , B ₁ , B ₂ , B ₃	I/O	The four bidirectional system data bus inputs/outputs. The B-to-Y path is inverting for the MC74F2961A (B _i) and noninverting for the MC74F2962A (B _i).
14	$\overline{\text{OEB}}$	I	The three-state Output Enable for the system data bus output drivers. When $\overline{\text{OEB}}$ is LOW, data from the Data Output Latch is output to the system data bus. When $\overline{\text{OEB}}$ is HIGH, the bus drivers are in the high-impedance state and the Data Input Latch can receive input data from the system data bus.
13	LEB	I	Latch Enable for the Data Output Latch. When LEB is HIGH, the latch is transparent and Y-Bus data is output to the B-Bus. When LEB goes LOW, Y-Bus data meeting the latch set-up and hold time requirements is latched for output to the B-Bus.
5, 8, 17, 20	Y ₀ , Y ₁ , Y ₂ , Y ₃	I/O	The four bidirectional EDC data inputs/outputs for connection to the EDC data I/O port.
11	LEY	I	The Latch Enable control for the Data Input Latch for the data input from the system data bus (B). When LEY is HIGH the latch is transparent and B input data is available at the MUX input for selection to the Y outputs. When LEY goes LOW, B input data meeting the latch set-up and hold time requirements is latched for subsequent selection to the Y outputs.
2	OEY	I	Output Enable for the Y (EDC) Bus outputs. When OEY is HIGH, data selected by the input data multiplexer is output to the Y-bus. When OEY is LOW, the MUX output is in the high-impedance state and the Y-Bus can receive input data from the EDC Unit.
1	S	I	The Select input for the input data multiplexer. A LOW input selects data from the memory data input, $\overline{\text{D}}_{\text{I}}$, for output to the EDC bus (Y). A HIGH input selects data from the system data bus Data Input Latch (B or $\overline{\text{B}}$).
3, 10, 15, 22	$\overline{\text{D}}_{\text{O}0}$, $\overline{\text{D}}_{\text{O}1}$, $\overline{\text{D}}_{\text{O}2}$, $\overline{\text{D}}_{\text{O}3}$	O	The Data Outputs to the memory data inputs. The $\overline{\text{D}}_{\text{O}}$ outputs are inverted with respect to the EDC Bus (Y). These outputs are "RAM Driver" outputs with a collector resistor in the lower output driver to protect against undershoot on the HIGH-to-LOW transition.
23	$\overline{\text{OED}}$	I	Output Enable for the $\overline{\text{D}}_{\text{O}}$ outputs. An active LOW input causes the $\overline{\text{D}}_{\text{O}}$ outputs to output inverted data from the EDC (Y) Bus and a HIGH input puts the $\overline{\text{D}}_{\text{O}}$ outputs in the high-impedance state.
6, 7, 18, 19	$\overline{\text{D}}_{\text{I}0}$, $\overline{\text{D}}_{\text{I}1}$, $\overline{\text{D}}_{\text{I}2}$, $\overline{\text{D}}_{\text{I}3}$	I	The Data Inputs from memory. $\overline{\text{D}}_{\text{I}}$ inputs are selected by the data input MUX for output to the EDC (Y) Bus (controlled by S and OEY) and/or output to the system data bus (B) (controlled by LEB and OEB).

MC74F2961A • MC74F2962A

FUNCTION TABLES

Y-BUS OUTPUT

LEY	$\bar{D}_i$	B_i^* MC74F2961A	B_i^* MC74F2962A	S	OEY	Y
X	X	X	X	X	L	Z
X	L	X	X	L	H	H
X	H	X	X	L	H	L
H	X	L	H	H	H	H
H	X	H	L	H	H	L
L	X	X	X	H	H	NC

*OEY = HIGH for B data input

B-BUS OUTPUT


Y* Input	LEB	OEY	$\bar{B}$ MC74F2961A	B MC74F2962A
X	X	H	Z	Z
L	H	L	H	L
H	H	L	L	H
X	L	L	NC	NC

*OEY = LOW for B data input

DO PORT OUTPUT

Y	OED	DO
X	H	Z
L	L	H
H	L	L

APPLICATION



*Since the EDC Data Bus Buffers are four-bit wide devices, controls can be paired to device inputs to provide byte level controls (for any data width).

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65°C to +150°C
Ambient Temperature Under Bias	
Power Applied	55°C to +125°C
Supply Voltage to Ground Potential	
Continuous	-0.5 V to +7.0 V
DC Voltage Applied to Outputs For	
High Output State	0.5 V to V_{CC} Max
DC Input Voltage	5.5 V
DC Output Current, Into Outputs	30 mA
DC Input Current	-30 mA to +5.0 mA

Stress above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Temperature	0°C to +70°C
Supply Voltage	+4.5 V to +5.5 V

Operating ranges define those limits over which the functionality of the device is guaranteed.

MC74F2961A • MC74F2962A

DC CHARACTERISTICS OVER OPERATING RANGE

Parameters	Descriptions	Test Conditions (Note 1)	Min	Typ (Note 2)	Max	Units
------------	--------------	--------------------------	-----	-----------------	-----	-------

Y BUS

V_{OH}	Output HIGH Voltage	$V_{CC} = \text{MIN}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -3.0 \text{ mA}$	2.4	3.4	Volts
V_{OL}	Output LOW Voltage	$V_{CC} = \text{MIN}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 16 \text{ mA}$		0.35	0.5 Volts
V_{IH}	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs		2.0		Volts
V_{IL}	Input LOW Level	Guaranteed input logical LOW voltage for all inputs			0.8	Volts
V_I	Input Clamp Voltage	$V_{CC} = \text{MIN}, I_{IN} = -18 \text{ mA}$			-1.2	Volts
I_{IL}	Input LOW Current	$V_{CC} = \text{MAX}, V_{IN} = 0.4 \text{ V}$	$OEY = \text{LOW}$		-1.2	mA
I_{IH}	Input HIGH Current	$V_{CC} = \text{MAX}, V_{IN} = 2.7 \text{ V}$	$OEY = \text{LOW}$		100	μA
I_I	Input HIGH Current	$V_{CC} = \text{MAX}, V_{IN} = 5.5 \text{ V}$	$OEY = \text{LOW}$		1.0	mA
I_{SC}	Output Short Circuit Current (Note 3)	$V_{CC} = \text{MAX}$		-60	-150	mA
I_O	Off-State Out Current	$V_{CC} = \text{MAX}$	$V_O = 0.4 \text{ V}$		-1.2	mA
			$V_O = 2.4 \text{ V}$		+100	μA

B BUS

V_{OH}	Output HIGH Voltage	$V_{CC} = \text{MIN}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -15 \text{ mA}$	2.0		Volts
V_{OL}	Output LOW Voltage	$V_{CC} = \text{MIN}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 24 \text{ mA}$		0.35	0.5 Volts
V_{IH}	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs		2.0		Volts
V_{IL}	Input LOW Level	Guaranteed input logical LOW voltage for all inputs			0.8	Volts
V_I	Input Clamp Voltage	$V_{CC} = \text{MIN}, I_{IN} = -18 \text{ mA}$			-1.2	Volts
I_{IL}	Input LOW Current	$V_{CC} = \text{MAX}, V_{IN} = 0.4 \text{ V}$	$OEY = \text{HIGH}$		-0.6	mA
I_{IH}	Input HIGH Current	$V_{CC} = \text{MAX}, V_{IN} = 2.7 \text{ V}$	$OEY = \text{HIGH}$		100	μA
I_I	Input HIGH Current	$V_{CC} = \text{MAX}, V_{IN} = 5.5 \text{ V}$	$OEY = \text{HIGH}$		1.0	mA
I_{SC}	Output Short Circuit Current (Note 3)	$V_{CC} = \text{MAX}$		-60	-150	mA
I_O	Off-State Out Current	$V_{CC} = \text{MAX}$	$V_O = 0.4 \text{ V}$		-0.6	mA
			$V_O = 2.4 \text{ V}$		+100	μA

DO OUTPUTS

V_{OH}	Output HIGH Voltage	$V_{CC} = \text{MIN}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -100 \mu\text{A}$	2.7		Volts
V_{OL}	Output LOW Voltage	$V_{CC} = \text{MIN}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 1.0 \text{ mA}$		0.4	Volts
I_{SC}	Output Short Circuit Current (Note 3)	$V_{CC} = \text{MAX}$		-60	-150	mA
I_O	Off-State Out Current	$V_{CC} = \text{MAX}$	$V_O = 0.4 \text{ V}$		-50	mA
			$V_O = 2.4 \text{ V}$		+50	μA

DI INPUTS AND CONTROLS

V_{IH}	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs		2.0		Volts
V_{IL}	Input LOW Level	Guaranteed input logical LOW voltage for all inputs			0.8	Volts
V_C	Input Clamp Voltage	$V_{CC} = \text{MIN}, I_{IN} = -18 \text{ mA}$			-1.2	Volts
I_{IL}	Input LOW Current	$V_{CC} = \text{MAX}, V_{IN} = 0.4 \text{ V}$	DI Inputs		-0.6	mA
			Controls		-0.6	mA
I_{IH}	Input HIGH Current	$V_{CC} = \text{MAX}, V_{IN} = 2.7 \text{ V}$			20	μA
I_I	Input HIGH Current	$V_{CC} = \text{MAX}, V_{IN} = 7.0 \text{ V}$			100	μA

POWER SUPPLY

I_{CC}	Power Supply Current	$V_{CC} = \text{MAX}$		60	75	mA
----------	----------------------	-----------------------	--	----	----	----

NOTES: 1. For conditions as MIN or MAX, use the appropriate value specified under Operating Range for the applicable device type.

2. Typical limits are at $V_{CC} = 5.0 \text{ V}$, 25°C ambient and maximum loading.

3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

FAST AND LS TTL DATA

SWITCHING TEST CIRCUIT




FIGURE 1.




FIGURE 2.




FIGURE 3.

MC74F261A SWITCHING CHARACTERISTICS

Parameters	Description	Test Conditions	COMMERCIAL		Units
			Min	Max	
t_{PLH}	Propagation Delay $\bar{B}$ to Y (Latch Transparent, OEY = LEY = HIGH)	Figure 1 $C_L = 50 \text{ pF}$ $R_L = 390 \Omega$ $R_2 = 1.0 \text{ k}\Omega$		12	ns
t_{PHL}				12	ns
t_{PLH}	Propagation Delay $\bar{D}$ to Y (OEY = HIGH, S = LOW)			10	ns
t_{PHL}				10	ns
t_{PLH}	Propagation Delay S to Y (OEY = HIGH)			13	ns
t_{PHL}				13	ns
t_{PLH}	Propagation Delay LEY to Y (OEY = S = HIGH)			16	ns
t_{PHL}				16	ns
t_{PZH}	Y Bus Output Enable Time OEY to Y			14	ns
t_{PZL}				14	ns
t_{PHZ}	Y Bus Output Disable Time OEY to Y	Figure 1 $C_L = 50 \text{ pF}$ $R_L = 270 \Omega$ $R_2 = 1.0 \text{ k}\Omega$		14	ns
t_{PLZ}				14	ns
t_{PLH}	Propagation Delay LEB to $\bar{B}$ (OEB = LOW)			16	ns
t_{PHL}				16	ns
t_{PLH}	Propagation Delay Y to $\bar{B}$ (Latch Transparent, LEB = HIGH, OEB = LOW, OEY = LOW)			13	ns
t_{PHL}				13	ns
t_{PLH}	Propagation Delay Y to $\bar{B}$ (Latch Transparent, LEB = HIGH, OEB = LOW, OEY = LOW)			23	ns
t_{PHL}				23	ns
t_{PZH}	$\bar{B}$ Bus Output Enable Time OEB to $\bar{B}$			14	ns
t_{PZL}				14	ns
t_{PLZ}	$\bar{B}$ Bus Output Disable Time OEB to $\bar{B}$	Figure 1 $C_L = 50 \text{ pF}$ $R_L = 270 \Omega$ $R_2 = 1.0 \text{ k}\Omega$		14	ns
t_{PHZ}				14	ns
t_{PLH}	Propagation Delay Y to $\bar{D}$ (OEY = LOW)			11	ns
t_{PHL}				11	ns
t_{PZH}	$\bar{D}$ Output Enable Time OED to $\bar{D}$		S = 2	14	ns
t_{PZL}			S = 1	14	ns
t_{PHZ}	$\bar{D}$ Output Disable Time OED to $\bar{D}$		S = 2	14	ns
t_{PLZ}			S = 1	14	ns
t_S	$\bar{B}$ to LEY Set-up Time (OEB = HIGH)	Figure 1 $C_L = 50 \text{ pF}$ $R_L = 390 \Omega$ $R_2 = 1.0 \text{ k}\Omega$		4	ns
t_H	$\bar{B}$ to LEY Hold Time (OEB = HIGH)			6	ns
t_S	Y to LEB Set-up Time (OEY = LOW)			4	ns
t_H	Y to LEB Hold Time (OEY = LOW)			6	ns

MC74F262A SWITCHING CHARACTERISTICS

Parameters	Description	Test Conditions	COMMERCIAL		Units
			Min	Max	
t _{PLH}	Propagation Delay B to Y (Latch Transparent, OEY = LEY = HIGH)	Figure 1 C _L = 5.0 pF R _L = 390 Ω R ₂ = 1.0 kΩ		13	ns
t _{PHL}				13	ns
t _{PLH}	Propagation Delay $\overline{DI}$ to Y (OEY = HIGH, S = LOW)			10	ns
t _{PHL}				10	ns
t _{PLH}	Propagation Delay S to Y (OEY = HIGH)			14	ns
t _{PHL}				14	ns
t _{PLH}	Propagation Delay LEY to Y (OEY = S = HIGH)			16	ns
t _{PHL}				16	ns
t _{PZH}	Y Bus Output Enable Time OEY to Y			14	ns
t _{PZL}				14	ns
t _{PHZ}	Y Bus Output Disable Time OEY to Y	Figure 1 C _L = 50 pF R _L = 270 Ω R ₂ = 1.0 kΩ		14	ns
t _{PLZ}				14	ns
t _{PLH}	Propagation Delay LEB to B (OE $\overline{B}$ = LOW)			16	ns
t _{PHL}				16	ns
t _{PLH}	Propagation Delay Y to B (Latch Transparent, LEB = HIGH, OE $\overline{B}$ = LOW, OEY = LOW)			14	ns
t _{PHL}				14	ns
t _{PLH}	Propagation Delay Y to B (Latch Transparent, LEB = HIGH, OE $\overline{B}$ = LOW, OEY = LOW)			24	ns
t _{PHL}				24	ns
t _{PZH}	B Bus Output Enable Time OE $\overline{B}$ to B			14	ns
t _{PZL}				14	ns
t _{PLZ}	B Bus Output Disable Time OE $\overline{B}$ to B	Figure 2 C _L = 50 pF R = 2.0 kΩ		14	ns
t _{PHZ}				14	ns
t _{PLH}	Propagation Delay Y to $\overline{DO}$ (OE $\overline{D}$ = OEY = LOW)			11	ns
t _{PHL}				11	ns
t _{PZH}	$\overline{DO}$ Output Enable Time OE $\overline{D}$ to $\overline{DO}$	Figure 3 C _L = 50 pF R = 680 Ω	S = 2	14	ns
t _{PZL}			S = 1	14	ns
t _{PHZ}	$\overline{DO}$ Output Disable Time OE $\overline{D}$ to $\overline{DO}$		S = 2	14	ns
t _{PLZ}			S = 1	14	ns
t _S	B to LEY Set-up Time (OE $\overline{B}$ = HIGH)	Figure 1 C _L = 50 pF R _L = 390 Ω R ₂ = 1.0 kΩ	4		ns
t _H	B to LEY Hold Time (OE $\overline{B}$ = HIGH)		6		ns
t _S	Y to LEB Set-up Time (OEY = LOW)	Figure 1 C _L = 50 pF R _L = 270 Ω R ₂ = 1.0 kΩ	4		ns
t _H	Y to LEB Hold Time (OEY = LOW)		6		ns