ABOV SEMICONDUCTOR Co. Ltd. 8-BIT SINGLE-CHIP MICROCONTROLLERS

MC80F7108/7308/7408 MC80C7108/7308/7408

User's Manual (Ver. 1.16)



REVISION HISTORY

VERSION 1.16 (February 11, 2010) This Book

The caution for the ALE pin at ISP mode is added in "29.3 Hardware Conditions to Enter the ISP Mode" on page 114.

VERSION 1.15 (August 11, 2009)

The figures of flash writer are updated in "1. OVERVIEW" on page 1.

The recommended loadcapacitor values for main-oscillator/sub-oscillator circuit are changed to 10pF~30pF instead of 20pF and 30pF in "23. OSCILLATOR CIRCUIT" on page 102.

COB type are added in "B. MASK ORDER SHEET(MC80C7108)" on page xii, "C. MASK ORDER SHEET(MC80C7308)" on page xiii and "D. MASK ORDER SHEET(MC80C7408)" on page xiv.

VERSION 1.14 (March 27, 2007)

Fixed some errata.

VERSION 1.13 (JAN. 2007)

Mask Order & Verification Sheet is modified and some errata are fixed.

VERSION 1.12 (APR. 2006)

Fixed some errata.

VERSION 1.11 (APR. 2006)

Version 1.16

Published by

FAE Team

©2006 ABOV Semiconductor Co., Ltd. All rights reserved.

Additional information of this manual may be served by ABOV Semiconductor offices in Korea or Distributors.

ABOV Semiconductor reserves the right to make changes to any information here in at any time without notice.

The information, diagrams and other data in this manual are correct and reliable; however, ABOV Semiconductor is in no way responsible for any violations of patents or other rights of the third party generated by the use of this manual.



Table of Contents

1. OVERVIEW	1
Description	1
Features	2
Development Tools	
Ordering Information	⁵ 18
2. BLOCK DIAGRAM	6
3. PIN ASSIGNMENT	7
4. PACKAGE DIAGRAM 10	0
5. PIN FUNCTION 12	2
6. PORT STRUCTURES19	⁵ 19
7. ELECTRICAL CHARACTERISTICS 18	
Absolute Maximum Ratings 18	8
Recommended Operating Conditions 18	8 20
DC Electrical Characteristics 19	9
LCD Characteristics	
A/D Converter Characteristics 20	3
AC Characteristics	
Typical Characteristics23	3
8. MEMORY ORGANIZATION 20	6 21
Registers20	ô
Program Memory29	9 22
Data Memory	2
Addressing Mode 36	3
9. I/O PORTS4	0 23
Registers for Ports 40	0 2 4
I/O Ports Configuration 4	1 -
10. CLOCK GENERATOR 44	4
11. BASIC INTERVAL TIMER 40	6 25
12. TIMER / COUNTER 44	8
8-Bit Timer/Counter Mode	2 2 6
16 Bit Timer/Counter Mode 54	⁴ 27
8-Bit Capture Mode56	28
16-bit Capture Mode 60	Ü
8-Bit (16-Bit) Compare Output Mode 6	
PWM Mode6	20
13. WATCH TIMER 64	4
14. WATCH DOG TIMER 66	6
15. ANALOG TO DIGITAL CONVERTER 68	8
16. BUZZER OUTPUT FUNCTION 7	1
17. INTERRUPTS	3

BRK Interrupt	76 77 77
Configuration of LCD driver	30 31 33 34 36
Remocon Signal Output Control 8	37 37
20. UNIVERSAL ASYNCHRONOUS SERIAL INTERFACE (UART:ONLY FLASH MCU IS AVAILABLE.)	92
21. OPERATION MODE	96
SLEEP Mode	97 97
23. OSCILLATOR CIRCUIT 10)2
24. RESET 10 External Reset Input 10 Watchdog Timer Reset 10)3
25. POWER FAIL DETECTOR (Scope: V _{DD} =3.4V t 5.5V, V _{SS} =0V)	
26. LOW VOLTAGE DETECTOR (LVD) 10)6
27. EMULATOR EVA. BOARD SETTING 10)7
28. FLASH PROGRAMMING SPEC. 11 FLASH Configuration Byte 11 FLASH Programming 11	11
29. IN-SYSTEM PROGRAMMING (ISP:ONLY FLASH MCU IS AVAILABLE.)	12 13

MC80F7108/7308/7408



mode	Instruction Map
Terminology Listii	D. MASK ORDER SHEET(MC80C7408) xiv



MC80F7108/7308/7408 MC80C7108/7308/7408

CMOS SINGLE-CHIP 8-BIT MICROCONTROLLER WITH LCD CONTROLLER/DRIVER

1. OVERVIEW

1.1 Description

The MC80X7108/7308/7408 are an advanced CMOS 8-bit microcontroller with 8K bytes of FLASH/MASK ROM. This device is one of the MC800 family and a powerful microcontroller which provides a high flexibility and cost effective solution to many LCD applications. The MC80X7108/7308/7408 provide the following standard features: 8K bytes of FLASH/MASK ROM, 256 bytes of RAM, 23 nibbles of segment LCD display RAM, 8/16-bit timer/counter, 8-bit A/D converter, 7-bit watch dog timer, 8-bit remote control carrier generator, 21-bit watch timer with 7-bit auto reload counter, on-chip oscillator and clock circuitry. In addition, this device supports power saving modes to reduce power consumption. So the MC80X7108/7308/7408 are the best controller solution in system which charatered LCD display, ADC and battery backup. This document is only explained for the base of MC80X7108/7308/7408, the compact functions are same as below.

Device name		nory tes)	ADC	PWM	REMOUT	UART	ISP	LCD	Operating	Package
	ROM	RAM							Voltage	
MC80F7108 ¹	8K	256	6ch.	1ch.	-	1ch.	0	20SEG x 4COM	2.2 ~ 5.5V	44MQFP 44LQFP
MC80C7108 ¹	8K	256	6ch.	1ch.	-	-	-	20SEG x 4COM	1.8 ~ 5.5V	44MQFP 44LQFP
MC80F7308 ¹	8K	256	4ch.	1ch.	-	1ch.	0	20SEG x 4COM	2.2 ~ 5.5V	42SDIP
MC80C7308 ¹	8K	256	4ch.	1ch.	-	-	-	20SEG x 4COM	1.8 ~ 5.5V	42SDIP
MC80F7408 ¹	8K	256	6ch.	-	1ch	1ch.	0	20SEG x 4COM	2.2 ~ 5.5V	44MQFP 44LQFP
MC80C7408 ¹	8K	256	6ch.	-	1ch	-	-	20SEG x 4COM	1.8 ~ 5.5V	44MQFP 44LQFP

^{1.} F: FLASH ROM, C:MASK ROM



1.2 Features

• 8K Bytes On-chip ROM

FLASH Memory

Endurance : 1000 cyclesData Retention : 10 years

• 256 Bytes On-chip Data RAM

• 23 nibbles Display RAM

Instruction Cycle Time:

- 333ns at 12MHz (2 cycle NOP instruction)

LCD display/controller (LCDC)

- Static Mode (23Seg × 1Com, 1/3 Bias)

- 1/2 Duty Mode (22Seg × 2Com, 1/3 Bias)

- 1/3 Duty Mode (21Seg × 3Com, 1/3 Bias)

- 1/4 Duty Mode (20Seg × 4Com, 1/3 Bias)

Four 8-bit Timer/Counter

(They can be used as two 16-bit Timer/Counter)

One 7-bit Watch Dog Timer

• One 21-bit Watch Timer

- 1 minute interrupt available

One 8-bit Basic Interval Timer

· One 6-bit Buzzer Driving Port

• Dual Clock Operation

- Main Clock: 400kHz ~ 12MHz

- Sub Clock: 32.768kHz

Main Clock Oscillation

- Crystal

- Ceramic Resonator

- External RC/R Oscillator(Built-in Capacitor)

Operating Temperature : -40~85 °C

• Built-in Noise Immunity Circuit

- Noise Filter

- Low Voltage Detector(LVD) : 1.8V(Typ.)

- Power Fail Detector(PFDL or PFDH) :

1.8V(Typ.) or 2.65V(Typ.)

• Power Down Mode

- Main Clock: STOP, SLEEP mode

400kHz to 12MHz Wide Operating Frequency

• Internal Resister for LCD Bias

• 31/29/30 Programmable I/O Pins

MC80X7108 ¹	I/O: 11 I/O with SEG:16, I with SEG:4
MC80X7308 ¹	I/O: 9 I/O with SEG:16, I with SEG:4
MC80X7408 ¹	I/O: 10 I/O with SEG:16, I with SEG:4

^{1.} X means F(FLASH) or C(MASK).

4/6-channel 8-bit On-chip A/D Converter

MC80X7108/7408 ¹	6-channel ADC
MC80X7308 ¹	4-channel ADC

^{1.} X means F(FLASH) or C(MASK).

One 10-bit High Speed PWM Output or One Carrier Generator for Remote Controller

MC80X7108/7308 ¹	One 10-bit PWM Output
MC80X7408 ¹	One CG for Remote Controller

^{1.} X means F(FLASH) or C(MASK).

11/12/13/14 Interrupt sources

MC80F7108/7308	2 External interrupts (INT0 ~ 1) 11 Internal interrupts (WT, WDT, BIT, ADC, TIMER*4, RESET, TX0, RX0)
MC80C7108/7308	2 External interrupts (INT0 ~ 1) 9 Internal interrupts (WT, WDT, BIT, ADC, TIMER*4, RESET)
MC80F7408	2 External interrupts (INT0 ~ 1) 12 Internal interrupts (WT, WDT, BIT, ADC, TIMER*4, RESET, Car- rier Generator, TX0, RX0)
MC80C7408	2 External interrupts (INT0 ~ 1) 10 Internal interrupts (WT, WDT, BIT, ADC, TIMER*4, RESET, Car- rier Generator)

One Universal Asynchronous Receiver/Transmitter (UART) at FLASH MCU

MC80F7108/7308/7408	One UART
---------------------	----------



MC80C7108/7308/7408	N/A
---------------------	-----

1.8V to 5.5V Wide Operating Voltage Range Except FLASH MCU

MC80F7108/7308/7408	2.2V to 5.5V
MC80C7108/7308/7408	1.8V to 5.5V

• 42SDIP, 44MQFP, 44LQFP Package Types

- Available Pb free package

MC80X7108/7408 ¹	44MQFP, 44LQFP
MC80X7308 ¹	42SDIP

^{1.} X means F(FLASH) or C(MASK).



1.3 Development Tools

The MC80X7108/7308/7408 are supported by a full-featured macro assembler, an in-circuit emulator CHOICE-Dr. TM and FLASH programmers. There are two different type of programmers such as single type and gang type. For mode detail, Macro assembler operates under the MS-Windows 95 and upversioned Windows OS.

Please contact sales part of ABOV semiconductor.

Software	MS-Windows based assemblerMS-Windows based DebuggerMC800 C compiler
Hardware (Emulator)	- CHOICE-Dr. - CHOICE-Dr. EVA80C7x B/D
POD Name	- POD80C73D-42SD - POD80C71D-44L/MQ-1010 - POD80C74D-44L/MQ-1010
FLASH Writer	- PGM plus USB(Single writer) - Stand Alone GANG4 USB (Gang writer) - CHOICE - SIGMA II(Single writer)



Figure 1-1 PGM plus USB (Single Writer)



Figure 1-2 Choice-Dr. (Emulator, USB Interface)



Figure 1-3 Stand Alone Gang4 USB (Gang Writer)



1.4 Ordering Information

	Device name	ROM Size	RAM size	Package
Mask ROM version	MC80C7108 Q	8K bytes Mask ROM	256 bytes	44MQFP
	MC80C7108 L	8K bytes Mask ROM	256 bytes	44LQFP
	MC80C7308 K	8K bytes Mask ROM	256 bytes	42SDIP
	MC80C7408 Q	8K bytes Mask ROM	256 bytes	44MQFP
	MC80C7408 L	8K bytes Mask ROM	256 bytes	44LQFP
FLASH ROM version	MC80F7108Q	8K bytes FLASH	256 bytes	44MQFP
	MC80F7108L	8K bytes FLASH	256 bytes	44LQFP
	MC80F7308K	8K bytes FLASH	256 bytes	42SDIP
	MC80F7408Q	8K bytes FLASH	256 bytes	44MQFP
	MC80F7408L	8K bytes FLASH	256 bytes	44LQFP


⁻ Pb free package;

The "P" suffix will be added at original part number.

For example; MC80C7208 Q(Normal package), MC80C7208 QP(Pb free package)




2. BLOCK DIAGRAM




ONLY FLASH MCU IS AVAILABLE
*UART function is not supported at MASK MCU.



3. PIN ASSIGNMENT








*R10/PWM1/T2O pin is replaced by REMOUT pin in the MC80X7408.







*R24/AN3 and R25/AN5 are not not supported in MC80X7308(42pin).



4. PACKAGE DIAGRAM









5. PIN FUNCTION

V_{**DD**}: Supply Voltage.

Vss: Circuit ground.

RESET: Reset the MCU Reset.

X_{IN}: Input to the inverting oscillator amplifier and input to the internal main clock operating circuit.

X_{OUT}: Output from the inverting oscillator amplifier.

 SX_{IN} : Input to the internal sub system clock operating circuit.

SX_{OUT}: Output from the inverting subsystem oscillator amplifier.

VCL0~VCL2: Power supply pins(bias) for the LCD driver. The voltage on each pin is VCL2 > VCL1 > VCL0. See "18. LCD DRIVER" on page 80 for details.

BIAS: LCD bias voltage input pin.

V_{REG}: Output of the voltage regulator for the sub clock oscillation circuit. Connect external 0.1uF capacitor to this pin when using the sub system clock.

SEG0~SEG19, SEG32~SEG34: Segment signal output pins for the LCD display. See "18. LCD DRIVER" on page 80 for details. Also SEG0~SEG19 are shared with a normal I/O ports and SEG32~34 are multiplexed with COM3~COM1.

COM0~COM3: Common signal output pins for the LCD display. See "18. LCD DRIVER" on page 80 for details.

SEG32~SEG34 and COM1~COM3 are selected by LCDD of the LCR register.

Port pin	Alternate function
COM0	-
COM1	SEG34
COM2	SEG33
COM3	SEG32

R01, R04, R06, R07: R0 is a 4-bit CMOS bidirectional I/O port. R0 pins 1 or 0 written to the Port Direction Register can be used as outputs or inputs. Also, pull-up resistors and open-drain outputs can be assigned by software.

In addition, R0 serves the functions of the various follow-

ing special features.

Port pin	Alternate function
R01	EC0 (Timer 0 Event Count Input)
R04	BUZO (Buzzer Output)
R06	INT0 (External Interrupt 0 Request Input)
R07	INT1 (External Interrupt 1 Request input)

REMOUT: Signal output of an infrared remote controller.

MC80X7108/7308 ¹	R10 / PWM1 / T2O
MC80X7408	REMOUT

1. X means F(FLASH) or C(MASK).

R10 : R1 is an 1-bit CMOS bidirectional I/O port. R1 pins 1 or 0 written to the Port Direction Register can be used as outputs or inputs or schmitt trigger inputs. Also, pull-up resistors and open-drain outputs can be assigned by software.

In addition, R1 serves the function of the following special feature.

Port pin	Alternate function
R10	PWM1/T2O (Timer3 PWM Output / Timer2 Output)

R20~R25: R2 is a 4/6-bit CMOS bidirectional I/O port. Each pins 1 or 0 written to the Port Direction Register can be used as outputs or inputs. Also, pull-up resistors and open-drain outputs can be assigned by software.

In addition, R2 serves the functions of the various following special features.

Port pin	Alternate function
R20	AN0 (Analog Input Port0)
R21	AN1 (Analog Input Port1)
R22	AN2 (Analog Input Port2)
R23	AN3 (Analog Input Port3)
R24	AN4 (Analog Input Port4)
R25	AN5 (Analog Input Port5)

Note: R24/AN3 and R25/AN5 are not not supported in MC80X7308K(42pin).

R50~R57: R5 is an 8-bit CMOS bidirectional I/O port or LCD segment output. Each pins 1 or 0 written to the Port Direction Register can be used as outputs or inputs. And each pins can also be set in segment output mode in 1-bit



units by R5PSR Register.

Port pin	Alternate function
R50	SEG0 (Segment Output 0)
R51	SEG1 (Segment Output 1)
R52	SEG2 (Segment Output 2)
R53	SEG3 (Segment Output 3)
R54	SEG4 (Segment Output 4)
R55	SEG5 (Segment Output 5)
R56	SEG6 (Segment Output 6)
R57	SEG7 (Segment Output 7)

R60~R67: R6 is an 8-bit CMOS bidirectional I/O port or LCD segment output. Each pins 1 or 0 written to the Port Direction Register can be used as outputs or inputs. And each pins can also be set in segment output mode in 1-bit

units by R6PSR Register.

Port pin	Alternate function
R60	SEG8 (Segment Output 8)
R61	SEG9 (Segment Output 9)
R62	SEG10 (Segment Output 10)
R63	SEG11 (Segment Output 11)
R64	SEG12 (Segment Output 12)
R65	SEG13 (Segment Output 13)
R66	SEG14 (Segment Output 14)
R67	SEG15 (Segment Output 15)

R70~R77: R7 is a 4-bit CMOS input port or LCD segment output. Each pins can be set in digital input or segment output mode in 1-bit units by R7PSR Register.

Port pin	Alternate function
R70	SEG16 (Segment Output 0)
R71	SEG17 (Segment Output 1)
R72	SEG18 (Segment Output 2)
R73	SEG19 (Segment Output 3)

PIN NAME	Pin No.			P	Primary Function		Secondary Function	State	State
	MC80X 7108	MC80X 7308	MC80X 7408	I/O	Description	I/O	Description	@ Reset	@ STOP
V_{DD}	3	8	3	-	Supply Voltage	-	-	-	-
V _{SS}	4	9	4	-	Circuit Ground	-	-	-	-
RESET	11	16	12	I	Reset (low active)	-	-	'L' input	'H' input
BIAS	5	10	5	I	LCD bias voltage	-	-	-	-
REMOUT	-	i	11	0	Remocon output	-	-	'L' oı	utput
X _{IN,} X _{OUT}	7,6	12,11	7,6	I,O	Main clock oscilla- tor	-	-	Oscillation	'L', 'H'
SX _{IN} , SX _{OUT}	9,10	14,15	9,10	I,O	Sub clock oscillator	-	-	Oscill	ation
V _{REG}	8	13	8	-	Sub clock voltage	-	-	-	-
R50/SEG0 ~ R57/SEG7	14~21	19~26	14~21	I/O	General I/O port	0	LCD segment output	Input port	State of before STOP
R60/SEG8 ~ R67/SEG15	22~29	27~34	22~29	I/O	General I/O port	0	LCD segment output	Input port	State of before STOP
R70/SEG16 ~ R73/ SEG19	30~33	35~38	30~33	I	General Input	0	LCD segment output	Input port	State of before STOP

Table 5-1 Port Function Description



PIN NAME	Pin No.			P	Primary Function		Secondary Function	State	State
	MC80X 7108	MC80X 7308	MC80X 7408	I/O	Description	I/O	Description	@ Reset	@ STOP
СОМО	37	42	37	0	LCD Common Output	-	-	Commo	n output
COM1/SEG34 COM2/SEG33 COM3/SEG32	36~34	41~39	36~34	0	LCD Common Output.	0	LCD Segment Output	Common output	
R01/EC0	44	5	44	I/O I Event Counter Input	Event Counter Input				
R04/BUZO	2	7	2	I/O		0	Buzzer Output		State of
R06/INT0	1	6	1	I/O		I	Interrupt Input		
R07/INT1	12	17	13	I/O		I	Interrupt Input		before STOP
R10/PWM1/ T2O	13	18	-	I/O	General I/O port	0	Timer3 PWM Output Timer2 Output	Input port	
R20/AN0 ~ R23/AN3	43~40	4~1	43~40	I/O		ı	A/D Converter Analog Input		
R24/AN4 ~ R25/AN5	39,38	-	39,38	I/O		ı	A/D Converter Analog Input	ļ 1	
R73/SEG19/ RX0	33	38	33	I	General Input/LCD Segment Output	I	UART0 Data Input	Input port	State of
R72/SEG18/ TX0	32	37	32	I	General Input/LCD Segment Output	0	UART0 Data Output	Input port	before STOP


Table 5-1 Port Function Description

ONLY FLASH MCU IS AVAILABLE.




6. PORT STRUCTURES

R01/EC0, R06/INT0, R07/INT1




R04/BUZO, R10/PWM1/T2O




Note: R10/PWM1/T2O is available to MC80X7108 and MC80X7308. X means F and C.

R20/AN0~R23/AN3, R24/AN4~R25/AN5




Note: R24/AN4 and R25/AN5 are available to MC80X7108 and MC80X7408. X means F and C.

REMOUT




Note: REMOUT is available to MC80X7408. X means F and C.

RESET







VCL0~VCL2, CAPH, CAPL




VLCDC, V_{REG}




X_{IN}, X_{OUT} (Crystal or Ceramic resonator)




X_{IN}, X_{OUT} (@RC, R)



SXIN, SXOUT




COM0, COM3/SEG32~COM1/SEG34







R50/SEG0~R57/SEG7, R60/SEG8~R67/SEG15




R70/SEG16~R71/SEG17



R72/SEG18/TX0



R73/SEG19/RX0





7. ELECTRICAL CHARACTERISTICS

7.1 Absolute Maximum Ratings

Supply voltage0.3 to +6.0 V
Storage Temperature45 to +125 °C
$\begin{array}{llllllllllllllllllllllllllllllllllll$
Maximum current sunk by (I $_{OL}$ per I/O Pin)20 mA
Maximum output current sourced by (I _{OH} per I/O Pin)15 mA
Maximum current (ΣΙ _{ΟΙ.})100 mA

Maximum current	(ΣI _{OH})	60 mA
-----------------	---------------------	-------

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

7.2 Recommended Operating Conditions

	0	O 11/1		Specifications			
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	
Supply Voltage	V_{DD}	f _{MAIN} =4MHz	1.8	-	5.5	V	
Main Operating Frequency	f _{MAIN}	V _{DD} ¹ =1.8~5.5V V _{DD} ² =2.2~5.5V	0.4	-	4.0	MHz	
		V _{DD} =4.5~5.5V	0.4	-	12.0		
Sub Operating Frequency	f _{SUB}	V _{DD} =V _{DD}	-	32.768	-	kHz	
Operating Temperature	T _{OPR}		-40	-	85	°C	

^{1.} MASK MCU Operating Voltage.

^{2.} FLASH MCU Operating Voltage.



7.3 DC Electrical Characteristics

 $(T_A = -40 \sim 85^{\circ}C, V_{DD} = 1.8 \sim 5.5V, V_{SS} = 0V)$

Parameter	Symbol	Pin / Condition	Sp	Unit			
i arameter	Cymbol	T III 7 Condition	Min.	Тур.	Max.	Oilit	
	V _{IH1}	R0~R7	0.7V _{DD}	-	V _{DD} +0.3		
Input High Voltage	V _{IH2}	RESET, X _{IN} , INT0~1, EC0	0.8V _{DD}	1	V _{DD} +0.3	V	
	V _{IH3}	SX _{IN}	0.8V _{REG}	-	V _{REG} +0.3		
	V _{IL1}	R0~R7	-0.3	1	$0.3V_{DD}$		
Input Low Voltage	V _{IL2}	RESET, X _{IN} , INT0~1, EC0	-0.3	-	0.2V _{DD}	V	
	V _{IL3}	SX _{IN}	-0.3	1	0.1V _{DD}		
	V _{OH1}	R0~R3 (V _{DD} =4.5V, I _{OH1} =-1.6mA)	V _{DD} -0.3	1	-		
Output High Voltage	V _{OH2}	R5~R6 (V _{DD} =4.5V, I _{OH2} =-1.6mA)	V _{DD} -1.0	1	-	V	
output riigir voltago	V _{OH3} 1	SEG0~23, COM0~3 (V _{DD} =4.5V, VCL2~0=3V, I _{OH3} =-15μA)	VCL2-0.4	1	-		
	V _{OL1}	R0~R3 (V _{DD} =4.5V, I _{OL1} =1.6mA)	-	-	0.35		
Output Low Voltage	V _{OL2}	R5~R6 (V _{DD} =4.5V, I _{OL2} =1.6mA)			0.4	V	
Output Low Voltage	V _{OL3} ²	SEG0~23, COM0~3 (V _{DD} =4.5V, VCL2~0=3V, I _{OL3} =15μA)			0.12		
Input High Leakage Current	I _{IH}	All input pins including R5~R7 and COM0~COM3 (V _{IN} =V _{DD})	-	-	1	μА	
Input Low Leakage Current	I _{IL}	All input pins including R5~R7 and COM0~COM3 (V _{IN} =V _{ss})	-1	-	-		
Output High Current	I _{OH}	REMOUT (V _{DD} =3.0V, V _{OH} =V _{DD} -1V)	-20	-	-5		
Output Low Current	I _{OL}	REMOUT (V _{DD} =3.0V, V _{OL} =1V)	0.3	-	3.0	mA	
V _{REG} Voltage	V _{REG}	V _{REG} (V _{DD} =3.0V)	1.5	-	2.6		
DED 17 11	V _{PFDH}	V (DEDLO 14.0) 00)	2.2	2.8	3.4	V	
PFD Voltage	V _{PFDL}	V _{DD} (PFDLS<1:0>=00)	1.3	1.9	2.5		
Low Voltage Detec- tor	LVD	V _{DD} (TA=25°C)	-	-	2.2(1.8) ³	V	
Hysteresis	VT+ ~ VT-	RESET, INT0~1, EC0 (V _{DD} =5V)	0.2V _{DD}	-	0.8V _{DD}	V	
Pull-up Current	I _{PU}	R0~R3 (V _{DD} =3.0V, V _{PIN} =0V)	20	1	60	μΑ	
Current dissipation in active mode ⁴	I _{DD}	V _{DD} (f _{MAIN} =8MHz, V _{DD=} 5.5V, f _{SUB} =0)	-	5	15		
Current dissipation in sleep mode ⁵	I _{SLEEP}	V _{DD} (f _{MAIN} =8MHz, V _{DD=} 5.5V, f _{SUB} =0)	-	2	4	mA	
Current dissipation in stop mode	I _{STOP}	f _{MAIN} =off, V _{DD=} 5.5V, f _{SUB} =0	-	3	7	μА	
External RC Oscilla-	f _{RC-OSC}	$f_{XOUT} = f_{RC-OSC} \div 4$ (R = 10k Ω , C = 30pF, V _{DD} = 5.5 V)	1	2	3		
tor Frequency	f _{R-OSC}	$f_{XOUT} = f_{R-OSC} \div 4$ (R = 10 k Ω , V _{DD} = 5.5 V)	2	3	4	MHz	

^{1.} $\ensuremath{\text{V}_{\text{OH3}}}$ is the voltage when VCL2, VCL1 and VCL0 are supplied at pads.

^{2.} V_{OL3} is the voltage when V_{SS} is supplied at pad.



- 3. LVD maximum value of FLASH is 2.2V, in case of MASK is 1.8V.
- 4. Current dissipation is proportioned according to operation voltage and frequency.
- 5. In sleep mode, oscillation continues and peripherals are operated normally but internal CPU clock stops.

7.4 LCD Characteristics

 $(T_A = -40 \sim 85^{\circ}C, V_{DD} = 1.8 \sim 5.5V, V_{SS} = 0V)$

Parameter	Cumbal	O	Sp	11!4		
	Symbol	Condition	Min.	Тур.	Max.	Unit
LCD Reference Output Voltage	VCL0	External Variable Resistance ($0 \text{ to } 1\text{M}\Omega$)	0.9	-	2.0	V
Double Output Voltage	VCL1	C1~C4=0.47µF	1.9VCL0	2.0VCL0	-	V
Triple Output Voltage	VCL2	C1~C4=0.47μF	2.85VCL0	3.0VCL0	-	V
LCD Common Output Current	I _{COM}	Output Voltage Deviation=0.2V	30	-	-	
LCD Segment Output Current	I _{SEG}	Output Voltage Deviation=0.2V	5	-	_	μΑ

7.5 A/D Converter Characteristics

 $(TA=25^{\circ}C,\,V_{DD}=3.072V@f_{XIN}=4MHz,\,V_{DD}=5.12V@f_{XIN}=8MHz,\,V_{SS}=0V)$

B	Comple ed	Pin/Condition	Specifications			11.24
Parameter	Symbol		Min.	Тур.	Max.	Unit
AV _{DD} input Current	I _{AVDD} 1	V_{DD}	-	-	200	uA
Analog Power Supply Input Voltage Range	AV_{DD}	V_{DD}	2.7	-	5.5	
Analog Input Voltage Range	V _{AIN}	AN0 ~ AN5	V _{SS} -0.3	-	V _{DD} +0.3	V
Resolution	N _R	-		8		Bit
Analog Input Capacitance	CAIN	AN0 ~ AN5	-	-	30	pF
Input Impedance	IN[7:0]	AN0 ~ AN5	1	-	-	ΜΩ
Accuracy	N _{ACC}	-	-	±1.0	±1.5	
Non Linearity Error	N _{NLE}	-	-	±1.0	±1.5	
Differential Non Linearity Error	N _{DNLE}	-	-	±1.0	±1.5	LSB
Zero Offset Error	N _{ZOE}	-	-	±0.5	±1.5	
Full Scale Error	N _{FSE}	-	-	±0.25	±0.5	
Conversion Time	T _{CONV}	f _{XIN} = 8MHz	-	-	10	
		f _{XIN} = 4MHz	-	-	20	μS

^{1.} AVDD input current is measured to V_{DD} pin when all blocks except ADC are disabled.



7.6 AC Characteristics

 $(TA=25^{\circ}C, V_{DD}=4V, AV_{DD}=4V, V_{SS}=AV_{SS}=0V)$

Parameter	Comphal	Dina	S	Specifications			
raiailletei	Symbol	Pins	Min.	Тур.	Max.	Unit	
Main Operating Frequency	f _{MCP}	X _{IN}	0.4	-	12	MHz	
Sub Operating Frequency	f _{SCP}	SX _{IN}	30	32.768	35	kHz	
System Clock Frequency ¹	t _{SYS}	-	166	-	5000	nS	
Main Oscillation Stabilization Time (4MHz)			-	-	20		
Main Oscillation Stabilization Time (910kHz)	t _{MST}	X _{IN} , X _{OUT}	-	-	60	mS	
Main Oscillation Stabilization Time (455kHz)			-	-	100		
Sub Oscillation Stabilization Time	t _{SST}	SX _{IN} , SX _{OUT}	-	1	2	S	
External Clock	t _{MCPW}	X _{IN}	35	-	-	nS	
"H" or "L" Pulse Width	tscpw	SX _{IN}	5	-	-	μS	
External Clock Transition Time	t _{RCP} , t _{FCP}	X _{IN}	-	-	20	nS	
Interrupt Pulse Width	t _{IW}	INTO, INT1	2	-	-	t _{SYS}	
RESET Input Pulse "L" Width	t _{RST}	RESET	8	-	-	t _{SYS}	
Event Counter Input "H" or "L" Pulse Width	t _{ECW}	EC0	2	-	-	tsys	
Event Counter Transition Time	tREC, tFEC	EC0	-	-	20	nS	

^{1.}SCMR=XXXX000X_B that is f_{MAIN}÷2






Figure 7-1 AC Timing Chart





7.7 Typical Characteristics


These graphs and tables are for design guidance only and are not tested or guaranteed.


In some graphs or tables, the data presented are outside specified operating range (e.g. outside specified V_{DD} range). This is for information only and devices are guaranteed to operate properly only within the specified range.


The data is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean $+3\sigma$) and (mean -3σ) respectively where σ is standard deviation





















Operating Area







 $V_{DD} \\$

6 (V)

1


0









Typical RC Oscillator Frequency vs V_{DD}




Typical RC Oscillator Frequency vs V_{DD}



Typical RC Oscillator Frequency vs V_{DD}



Typical RC Oscillator Frequency vs V_{DD}



Note: The external RC oscillation frequencies shown in above are provided for design guidance only and not tested or guaranteed. The user needs to take into account that the external RC oscillation frequencies generated by the same circuit design may be not the same. Because there are variations in the resistance and capacitance due to the tolerance of external R and C components. The parasitic capacitance difference due to the different wiring length and layout may change the external RC oscillation frequen-

cies.

Note: The external RC oscillation frequencies of the MC80F7X08 and MC80C7X08 may be different as to the influence of environment. The user should modify the value of R and C components to get the proper frequency in exchanging FLASH and Mask device.



8. MEMORY ORGANIZATION

The have separate address spaces for Program memory, Data Memory and Display memory. Program memory can only be read, not written to. It can be up to 8K bytes of Pro-

8.1 Registers

This device has six registers that are the Program Counter (PC), a Accumulator (A), two index registers (X, Y), the Stack Pointer (SP), and the Program Status Word (PSW). The Program Counter consists of 16-bit register.




Figure 8-1 Configuration of Registers

Accumulator: The Accumulator is the 8-bit general purpose register, used for data operation such as transfer, temporary saving, and conditional judgement, etc.

The Accumulator can be used as a 16-bit register with Y Register as shown below.




Figure 8-2 Configuration of YA 16-bit Register

X, Y Registers: In the addressing mode which uses these index registers, the register contents are added to the specified address, which becomes the actual address. These modes are extremely effective for referencing subroutine tables and memory tables. The index registers also have increment, decrement, comparison and data transfer functions, and they can be used as simple accumulators.


Stack Pointer: The Stack Pointer is an 8-bit register used for occurrence interrupts and calling out subroutines. Stack Pointer identifies the location in the stack to be accessed (save or restore).

Generally, SP is automatically updated when a subroutine

gram memory. Data memory can be read and written to up to 1024 bytes including the stack area. Display memory has prepared 27 nibbles for LCD.

call is executed or an interrupt is accepted. However, if it is used in excess of the stack area permitted by the data memory allocating configuration, the user-processed data may be lost.

The stack can be located at any position within $100_{\rm H}$ to $15F_{\rm H}$ of the internal data memory. The SP is not initialized by hardware, requiring to write the initial value (the location with which the use of the stack starts) by using the initialization routine. Normally, the initial value of " $15F_{\rm H}$ " is used.



Caution:

The Stack Pointer must be initialized by software because its value is undefined after RESET.

Example: To initialize the SP

LDX #05FH ; TXSP \leftarrow 05F_H

Program Counter: The Program Counter is a 16-bit wide which consists of two 8-bit registers, PCH and PCL. This counter indicates the address of the next instruction to be executed. In reset state, the program counter has reset routine address (PC_H:0FF_H, PC_L:0FE_H).

Program Status Word: The Program Status Word (PSW) contains several bits that reflect the current state of the CPU. The PSW is described in Figure 8-3. It contains the Negative flag, the Overflow flag, the Break flag the Half Carry (for BCD operation), the Interrupt enable flag, the Zero flag, and the Carry flag.

[Carry flag C]

This flag stores any carry or borrow from the ALU of CPU after an arithmetic operation and is also changed by the Shift Instruction or Rotate Instruction.

[Zero flag Z]



This flag is set when the result of an arithmetic operation or data transfer is "0" and is cleared by any other result.




Figure 8-3 PSW (Program Status Word) Register

[Interrupt disable flag I]

This flag enables/disables all interrupts except interrupt caused by Reset or software BRK instruction. All interrupts are disabled when cleared to "0". This flag immediately becomes "0" when an interrupt is served. It is set by the EI instruction and cleared by the DI instruction.

[Half carry flag H]

After operation, this is set when there is a carry from bit 3 of ALU or there is no borrow from bit 4 of ALU. This bit can not be set or cleared except CLRV instruction with Overflow flag (V).

[Break flag B]

This flag is set by software BRK instruction to distinguish BRK from TCALL instruction with the same vector address.

[Direct page flag G]

This flag assigns RAM page for direct addressing mode. In

the direct addressing mode, addressing area is from zero page 00_H to $0FF_H$ when this flag is "0". If it is set to "1", addressing area is assigned by RPR register (address $0F3_H$). It is set by SETG instruction and cleared by CLRG.

[Overflow flag V]

This flag is set to "1" when an overflow occurs as the result of an arithmetic operation involving signs. An overflow occurs when the result of an addition or subtraction exceeds +127 (7F_H) or -128 (80_H). The CLRV instruction clears the overflow flag. There is no set instruction. When the BIT instruction is executed, bit 6 of memory is copied to this flag.

[Negative flag N]

This flag is set to match the sign bit (bit 7) status of the result of a data or arithmetic operation. When the BIT instruction is executed, bit 7 of memory is copied to this flag.






Figure 8-4 Stack Operation



8.2 Program Memory

A 16-bit program counter is capable of addressing up to 64K bytes, but this device has 8K bytes program memory space only physically implemented. Accessing a location above FFFF_H will cause a wrap-around to 0000_H.

Figure 8-5 shows a map of Program Memory. After reset, the CPU begins execution from reset vector which is stored in address FFFE_H and FFFF_H as shown in Figure 8-6.

As shown in Figure 8-5, each area is assigned a fixed location in Program Memory. Program Memory area contains the user program.





Figure 8-5 Program Memory Map

Page Call (PCALL) area contains subroutine program to reduce program byte length by using 2 bytes PCALL instead of 3 bytes CALL instruction. If it is frequently called, it is more useful to save program byte length.

Table Call (TCALL) causes the CPU to jump to each TCALL address, where it commences the execution of the service routine. The Table Call service area spaces 2-byte for every TCALL: 0FFC0_H for TCALL15, 0FFC2_H for TCALL14, etc., as shown in Figure 8-7.

Example: Usage of TCALL



The interrupt causes the CPU to jump to specific location, where it commences the execution of the service routine. The External interrupt 0, for example, is assigned to location 0FFFA $_{\rm H}$. The interrupt service locations spaces 2-byte interval: 0FFF8 $_{\rm H}$ and 0FFF9 $_{\rm H}$ for External Interrupt 1, 0FFFA $_{\rm H}$ and 0FFFB $_{\rm H}$ for External Interrupt 0, etc.

Any area from $0FF00_H$ to $0FFFF_H$, if it is not going to be used, its service location is available as general purpose Program Memory.




Figure 8-6 Interrupt Vector Area







Figure 8-7 PCALL and TCALL Memory Area





Example: The usage software example of Vector address and the initialize part.

```
OFFEOH
                             ; Device : MC80X7408Q/L, at x = F,C
          ORG
                          ; Watch Timer / Watch Dog Timer ; Basic Interval Timer
          DW
                 WT_INT
BIT INT
         DW
                 AD_Con ; AD convo
Carrier_INT ; Carrier
          DW
                              ; AD converter
          DW
                            ; Timer-2
; Timer-1
                 TMR3_IN\overline{T}
                TMR2_INT
TMR1_INT
TMR0_INT
          DW
         DW
          DW
                              ; Timer-0
                 NOT_USED
TX0_INT
                              ; Not Used
          DW
                              ; UART TX0
         DW
                              ; UART RX0
; Not Used
                RX0_INT
NOT_USED
          DW
         DW
                 EX1_INT
EX0_INT
KEY_INT
          DW
                              ; Int.1
          DW
                              ; Int.0
                              ; Key Scan
          DW
          DW
                 RESET
                              ; Reset
ORG
               0E000H
RESET:
         DI
                              ; Disable All Interrupts
         CLRG
                 #0
         LDX
         LDA
                 #0
RAM CLR1:STA
                 {X}+
                              ;Page0 RAM Clear(!0000H->!00BFH)
         CMPX
                #0A0H
         BNE
                 RAM_CLR1
                 RPR, #0000 0001B; Page1 RAM Clear(!0100H->!00FFH)
          LDM
          SETG
                 #0
         LDX
         LDA
                 #0
RAM CLR2:STA
                 {X}+
         CMPX
                 #060H
         BNE
                 RAM_CLR2
         CLRG
          LDX
                 #05FH
                             ;Stack Pointer Initialize
          TXSP
                RPR, #0000 0000B; PageO selection
         LDM
         CALL LCD CLR
                              ;Clear LCD display memory
                 R0, #0 ;Normal Port 0
R0IO,#1000_0010B;Normal Port Direction
R0PU,#1000_0010B;Pull Up Selection Set
         T.DM
         LDM
         LDM
                 ROOD, #0000_0001B; RO port Open Drain control
         LDM
          LDM
                 SCMR, #1111 0000B; System clock control
```



8.3 Data Memory

Figure 8-8 shows the internal Data Memory space available. Data Memory is divided into four groups, a user RAM, control registers, Stack, and LCD memory.




Figure 8-8 Data Memory Map

User Memory

The MC80X7108/7308/7408 have 256×8 bits for the user data memory (RAM). There are three pages internal RAM. Page is selected by G-flag and RAM page selection register RPR. When G-flag is cleared to "0", always page 0 is selected regardless of RPR value. If G-flag is set to "1", page will be selected according to RPR value.




Figure 8-9 RAM page configuration




Figure 8-10 RAM Page Selection Register

Control Registers

The control registers are used by the CPU and Peripheral function blocks for controlling the desired operation of the device. Therefore these registers contain control and status bits for the interrupt system, the timer/counters, analog to digital converters and I/O ports. The control registers are in address range of $0A0_{\rm H}$ to $0FF_{\rm H}$.

Note that unoccupied addresses may not be implemented on the chip. Read accesses to these addresses will in general return random data, and write accesses will have an indeterminate effect.

More detailed informations of each register are explained in each peripheral section.

Note: Write only registers can not be accessed by bit manipulation instruction. Do not use read-modify-write instruction. Use byte manipulation instruction.

Example; To write at CKCTLR

LDM CKCTLR, #05H; Divide ratio ÷8



Stack Area

The stack provides the area where the return address is saved before a jump is performed during the processing routine at the execution of a subroutine call instruction or the acceptance of an interrupt.

When returning from the processing routine, executing the subroutine return instruction [RET] restores the contents of the program counter from the stack; executing the interrupt return instruction [RETI] restores the contents of the program counter and flags.

The save/restore locations in the stack are determined by the stack pointer (SP). The SP is automatically decreased after the saving, and increased before the restoring. This means the value of the SP indicates the stack location number for the next save. Refer to Figure 8-4 on page 28.

LCD Display Memory

LCD display data area is handled in LCD section.

See "18.3 LCD Display Memory" on page 83.

A alalus = =	Deviates Name	Cumbal	R/W		Initi			Va	alu	е	Addressing
Address	Register Name	Symbol	FC/VV	7	6	5	4	3	2	1 (Mode
00A0H	R0 Open Drain Control Register	R0OD	W	0	0	-	0	-	-	0 -	byte ¹
00A1H	R1 Open Drain Control Register	R10D	W	-	-	-	-	-	-	- () byte
00A2H	R2Open Drain Control Register	R2OD	W	-	-	0	0	0	0	0 0	byte
00A5H	R0 Pull-up Register	R0PU	W	0	0	-	0	0	0	0 -	- byte
00A6H	R1 Pull-up Register	R1PU	W	-	-	-	- 1	1	-	- (byte
00A7H	R2 Pull-up Register	R2PU	W	-	-	0	0	0	0	0 0	byte
00AAH	R0 Function Selection Register	R0FUNC	W	0	0	-	0	0	0	0 -	byte
00ABH	R1 Function Selection Register	R1FUNC	W	-	-	-	1	ı	-	- () byte
00ACH	R5 Port Selection Register	R5PSR	R/W	1	1	1	1	1	1	1 ′	byte, bit ²
00ADH	R6 Port Selection Register	R6PSR	R/W	1	1	1	1	1	1	1 ′	byte, bit
00AEH	R7 Port Selection Register	R7PSR	R/W	1	1	1	1	1	1	1 ′	byte, bit
00B0H	R7 Data Register	R7	R/W	0	0	0	0	0	0	0 0	byte
00B2H	LCD Control Register	LCR	R/W	0	0	0	0	0	0	0 0	byte, bit
00B8H	Asynchronous Serial Mode Register0	ASIMR0	R/W	0	0	0	0	- 1	0	0 -	byte, bit
00B9H	Asynchronous Serial Status Register0	ASISR0	R	-	-	-	-	-	0	0 (byte
00BAH	Baud Rate Generator Control Register0	BRGCR0	R/W	-	0	0	1	0	0	0 (byte, bit
00BBH	Receive Buffer Register0	RXBR0	R	0	0	0	0	0	0	0 (byte
ООВВП	Transmit Shift Register0	TXSR0	W	1	1	1	1	1	1	1 1	l byte
00C0H	R0 port data register	R0	R/W	0	0	-	0	-	-	0 -	byte, bit
00C1H	R0 Direction Register	R0IO	W	0	0	-	0	-	-	0 -	- byte
00C2H	R1 port data register	R1	R/W	-	-	-	-	-	-	- (byte, bit
00C3H	R1 Direction Register	R1IO	W	-	-	-	-	-	-	- () byte
00C4H	R2 port data register	R2	R/W	-	-	0	0	0	0	0 (byte, bit
00C5H	R2 Direction Register	R2IO	W	-	-	0	0	0	0	0 0) byte
00CAH	R5 port data register	R5	R/W	0	0	0	0	0	0	0 0	byte, bit
00CBH	R5 Direction Register	R5IO	W	0	0	0	0	0	0	0 0) byte
00CCH	R6 port data register	R6	R/W	0	0	0	0	0	0	0 0	byte, bit
00CDH	R6 Direction Register	R6IO	W	0	0	0	0	0	0	0 0	byte

Table 8-1 Control Registers



					Ir	nit	ial	V	alı	ue	,	Addressing
Address	Register Name	Symbol	R/W	7	6	5	4	3	2	1	0	Mode
00CEH	Buzzer Driver Register	BUZR	W	1	1	1	1	1	1	1	1	byte
00CFH	Ram Page Selection Register	RPR	R/W	-	-	-	-	-	0	С	1	byte, bit
00D0H	Timer 0 Mode Control Register	TM0	R/W	-	-	0	0	0	0	С	0	byte, bit
	Timer 0 Register	T0	R	0	0	0	0	0	0	С	0	byte
00D1H	Timer 0 Data Register	TDR0	W	1	1	1	1	1	1	1	1	byte
	Timer 0 Capture Data Register	CDR0	R	0	0	0	0	0	0	С	0	byte
00D2	Timer 1 Mode Control Register	TM1	R/W	0	0	-	0	0	0	С	0	byte, bit
00D3H	Timer 1 Data Register	TDR1	W	1	1	1	1	1	1	1	1	byte
	Timer 1 Register	T1	R	0	0	0	0	0	0	C	0	byte
00D4H	Timer 1 Capture Data Register	CDR1	R	0	0	0	0	0	0	C	0	byte
00D6H	Timer 2 Mode Control Register	TM2	R/W	-	-	0	0	0	0	C	0	byte, bit
	Timer 2 Register	T2	R	0	0	0	0	0	0	C	0	byte
00D7H	Timer 2 Data Register	TDR2	W	1	1	1	1	1	1	1	1	byte
	Timer 2 Capture data Register	CDR2	R	0	0	0	0	0	0	C	0	byte
00D8H	Timer 3 Mode Control Register	TM3	R/W	0	0	0	0	0	0	C	0	byte, bit
000011	Timer 3 Data Register	TDR3	W	1	1	1	1	1	1	1	1	byte
00D9H	Timer 3 PWM Period Register	T3PPR	W	1	1	1	1	1	1	1	1	byte
	Timer 3 Register	Т3	R	0	0	0	0	0	0	C	0	byte
00DAH	Timer 3 PWM Duty Register	T3PDR	R/W	0	0	0	0	0	0	C	0	byte, bit
	Timer 3 Capture Data Register	CDR3	R	0	0	0	0	0	0	C	0	byte
00DBH	Timer 3 PWM High Register	T3PWHR	W	-	-	-	-	0	0	C	0	byte
00E2H	8bit A/D Converter Mode Control Register	ADCM ³	R/W	-	0	-	0	0	0	C	1	byte, bit
00E3H	8bit A/D Converter Result Register	ADCR	R		Undefined			Undefined			byte	
00E5H	PFD Control Register	PFDR	R/W	0	0	0	0	0	0	C	0	byte, bit
005011	Basic Interval Timer Register	BITR	R			Ur	nde	efii	ne	d		byte
00E6H	Clock Control Register	CKCTLR	W	-	-	0	1	0	1	1	1	byte
00E7H	System Clock Mode Register	SCMR	R/W	-	-	-	-	-	0	C	0	byte
	Watch Dog Timer Register	WDTR	W	0	1	1	1	1	1	1	1	byte
00E8H	Watch Dog Timer Data Register	WDTDR	R			Ur	nde	efii	ne	d		byte
	Watch Timer Register	WTR	W	0	1	1	1	1	1	1	1	byte
00E9H	Stop & Sleep Mode Control Register	SSCR	W	0	0	0	0	0	0	C	0	byte
00EAH	Watch Timer Mode Register	WTMR	R/W	0	0	_	_	0	0	C	0	byte, bit
00ECH	Carrier Frequency High Selection	CFHS	W	-	_	1	1	1	1	1	1	byte
00EDH	Carrier Frequency Low Selection	CFLS	W		-	1	1	1	1	1	1	byte
00EEH	Remocon Mode Register	RMR	R/W	-	0	0	0	0	0	C	0	byte, bit
00EFH	Remocon Data High Register	RDHR	W	1	1	1	1	1	1	1	1	byte
00F0H	Remocon Data Low Register	RDLR	W	1	1	1	1	1	1	1	1	byte

Table 8-1 Control Registers



Address	Pagiator Nama	Register Name Symbol		Pagistar Nama Symbol P/M					al	V	alı	ıe	Addressing	
Address	Register Name	Syllibol	bol R/W		6	5	4	3	2	1	0 Mode			
00F1H	Remocon Data Counter	RDC	R	0	0	0	0	0	0	0	0 byte			
00F2H	Remocon Output Data Register	RODR	R/W	-	1	1	- 1	-	-	-	0 byte, bit			
00F3H	Remocon Output Buffer	ROB	R/W	-	-	-	-	-	-	-	0 byte, bit			
00F5H	Interrupt Generation Flag Register Low	INTFL	R/W	0	0	-	-	-	0	0	0 byte, bit			
00F6H	Interrupt Enable Register High	IENH	R/W	-	0	0	-	0	0	-	- byte, bit			
00F7H	Interrupt Enable Register Middle	IENM	R/W	0	0	0	0	-	-	0	0 byte, bit			
00F8H	Interrupt Enable Register Low	IENL	R/W	-	0	0	0	-	-	-	- byte, bit			
00F9H	Interrupt Request Register High	IRQH	R/W	-	0	0	- 1	0	0	-	- byte, bit			
00FAH	Interrupt Request Register Middle	IRQM	R/W	0	0	0	0	-	-	0	0 byte, bit			
00FBH	Interrupt Request Register Low	IRQL	R/W	-	0	0	0	-	-	-	- byte, bit			
00FCH	Interrupt Edge Selection Register	IEDS	R/W	-		-	-	0	0	0	0 byte, bit			

Table 8-1 Control Registers

- 1. "byte", "bit" means that register can be addressed by not only bit but byte manipulation instruction.
- 2. "byte" means that register can be addressed by only byte manipulation instruction. On the other hand, do not use any read-modify-write instruction such as bit manipulation.
- 3. bit 0 of ADCM is read only.





8.4 Addressing Mode

The MC80X7108/7308/7408 uses six addressing modes;

- · Register addressing
- · Immediate addressing
- · Direct page addressing
- Absolute addressing
- · Indexed addressing
- Register-indirect addressing

(1) Register Addressing


Register addressing accesses the A, X, Y, C and PSW.

(2) Immediate Addressing → #imm

In this mode, second byte (operand) is accessed as a data immediately.

Example:


0435 ADC #35_H



When G-flag is 1, then RAM address is defined by 16-bit address which is composed of 8-bit RAM paging register (RPR) and 8-bit immediate data.

Example: G=1, RPR=01_H

E45535 LDM 35_H, #55_H




(3) Direct Page Addressing → dp

In this mode, a address is specified within direct page.

Example; G=0

C535 LDA $35_{\rm H}$; A \leftarrow RAM[$35_{\rm H}$]



(4) Absolute Addressing \rightarrow !abs


Absolute addressing sets corresponding memory data to Data, i.e. second byte (Operand I) of command becomes lower level address and third byte (Operand II) becomes upper level address.

With 3 bytes command, it is possible to access to whole memory area.

ADC, AND, CMP, CMPX, CMPY, EOR, LDA, LDX, LDY, OR, SBC, STA, STX, STY

Example;

0735F0 ADC $!0F035_{H}$;A $\leftarrow ROM[0F035_{H}]$






The operation within data memory (RAM) ASL, BIT, DEC, INC, LSR, ROL, ROR

Example; Addressing accesses the address $0135_{\mbox{\scriptsize H}}$ regardless of G-flag and RPR.

981501 INC $!0115_{H}$; A $\leftarrow ROM[115_{H}]$




X indexed direct page, auto increment \rightarrow {X}+

In this mode, a address is specified within direct page by the X register and the content of X is increased by 1.

LDA, STA

Example; G=0, X=35_H

DB LDA {X}+



(5) Indexed Addressing


X indexed direct page (no offset) \rightarrow {X}

In this mode, a address is specified by the X register.

ADC, AND, CMP, EOR, LDA, OR, SBC, STA, XMA

Example; X=15_H, G=1, RPR=01_H

D4 LDA $\{X\}$; ACC \leftarrow RAM[X].




X indexed direct page (8 bit offset) \rightarrow dp+X

This address value is the second byte (Operand) of command plus the data of X-register. And it assigns the memory in Direct page.

ADC, AND, CMP, EOR, LDA, LDY, OR, SBC, STA STY, XMA, ASL, DEC, INC, LSR, ROL, ROR

Example; G=0, X=0F5_H

C645 LDA 45_H+X





Y indexed direct page (8 bit offset) → dp+Y

This address value is the second byte (Operand) of command plus the data of Y-register, which assigns Memory in Direct page.


This is same with above. Use Y register instead of X.

Y indexed absolute → !abs+Y

Sets the value of 16-bit absolute address plus Y-register data as Memory. This addressing mode can specify memory in whole area.

Example; Y=55_H

D500FA LDA !OFA00H+Y



(6) Indirect Addressing


Direct page indirect → [dp]

Assigns data address to use for accomplishing command which sets memory data (or pair memory) by Operand. Also index can be used with Index register X,Y.

JMP, CALL

Example; G=0

3F35 JMP [35_H]




X indexed indirect \rightarrow [dp+X]

Processes memory data as Data, assigned by 16-bit pair memory which is determined by pair data [dp+X+1][dp+X] Operand plus X-register data in Direct page.

ADC, AND, CMP, EOR, LDA, OR, SBC, STA

Example; G=0, X=10_H

1625 ADC [25_H+X]






Y indexed indirect \rightarrow [dp]+Y

Processes memory data as Data, assigned by the data [dp+1][dp] of 16-bit pair memory paired by Operand in Direct page plus Y-register data.

ADC, AND, CMP, EOR, LDA, OR, SBC, STA

Example; G=0, Y=10_H

1725 ADC [25_H]+Y




Absolute indirect \rightarrow [!abs]

The program jumps to address specified by 16-bit absolute address.

JMP

Example; G=0

1F25E0 JMP [!0E025_H]





9. I/O PORTS

The MC80X7108/7308/7408 have five or six I/O ports, LCD segment ports (R0, R1, R2, R5/SEG0 ~ R7/SEG23) and LCD common ports (COM0, COM1/SEG34, COM2/SEG33 and COM3/SEG32). R1 is not supported in the

9.1 Registers for Ports

Port Data Registers

The Port Data Registers (R0, R1, R2) are represented as a D-Type flip-flop, which will clock in a value from the internal bus in response to a "write to data register" signal from the CPU. The Q output of the flip-flop is placed on the internal bus in response to a "read data register" signal from the CPU. The level of the port pin itself is placed on the internal bus in response to "read data register" signal from the CPU. Some instructions that read a port activating the "read register" signal, and others activating the "read pin" signal.

Port Direction Registers

All pins have data direction registers which can define these ports as output or input. A "1" in the port direction register configure the corresponding port pin as output. Conversely, write "0" to the corresponding bit to specify it as input pin. For example, to use the even numbered bit of R0 as output ports and the odd numbered bits as input ports, write "55_H" to address 0C1_H (R0 port direction register) during initial setting as shown in Figure 9-1.

All the port direction registers in the MC80X7108/7308/7408 have 0 written to them by reset function. Therefore, its initial status is input.




Figure 9-1 Example of port I/O assignment

Pull-up Control Registers

The R0, R1 and R2 ports have internal pull-up resistors. Figure 9-2 shows a functional diagram of a typical pull-up port. It is connected or disconnected by Pull-up Control

MC80X7408Q/L.

These ports pins may be multiplexed with an alternate function for the peripheral features on the device.

register (RnPU). The value of that resistor is typically $100k\Omega$. Refer to DC characteristics for more details.

When a port is used as key input, input logic is firmly either low or high, therefore external pull-down or pull-up resisters are required practically. The MC80X7108/7308/7408 have internal pull-up, it can be logic high by pull-up that can be able to configure either connect or disconnect individually by pull-up control registers RnPU.

When ports are configured as inputs and pull-up resistor is selected by software, they are pulled to high.




Figure 9-2 Pull-up Port Structure

Open drain port Registers

The R0, R1 and R2 ports have open drain port resistors R0OD~R2OD.

Figure 9-3 shows an open drain port configuration by control register. It is selected as either push-pull port or opendrain port by R0OD, R1OD and R2OD.




Figure 9-3 Open-drain Port Structure



9.2 I/O Ports Configuration

R0 Port

R0 is a 4-bit CMOS bidirectional I/O port (address 0C0_H). Each I/O pin can independently used as an input or an output through the R0IO register (address 0C1_H).

R0 has internal pull-ups that is independently connected or disconnected by R0PU. The control registers for R0 are shown below.

R0 Data	Regi		ESS : 0C0 _H T VALUE : 00-00- _B							
R0	R07	R06	-	R04	-	- R01 -				
R0 Dire	ction	Regi	ster		ADDR RESE	ESS : 0C1 _H T VALUE : 00-00- _B				
R0IO			-		-					
						Port Direction 0: Input 1: Output				
R0 Pull-up Selection Register ADDRESS :0A5 _H RESET VALUE : 00-00-B										
R0PU			-		(RX0PU	TX0PU				
			J IS A	VAIL	ABLE.	Pull-up select 0: Without pull-up 1: With pull-up				
R0 Open Drain Selection Register ADDRESS :0A0 _H RESET VALUE : 00-0-0- _B										
R0OD			-		-					
						Open Drain select 0: No Open Drain 1: Open Drain				
R0 Fun		giste	er			ESS :0AA _H [VALUE : 00-0000- _E				
R0FUNC	INT1I	INT0I	-	BUZO	(RX0I	TX00 ECOI				
0	NT1I (E: : R07 P : INT1		l Interru	upt 1)	INT0I 0: R06 1: INT					
0	UZO (B : R04 P : BUZO	ort	Output	t)	RX0 0: - 1: R	I (RX0 Input) X0				
0	X0O (T : - : TX0	X0 Ou	tput)			(Timer0 Event Input 11 Port 00				

In addition, Port R0 is multiplexed with various special features. The control register R0FUNC (address 0AA_H) controls the selection of alternate function. After reset, this value is "0", port may be used as normal I/O port.

To use alternate function such as External Interrupt rather than normal I/O, write "1" in the corresponding bit of

F0FUNC.


Port Pin	Alternate Function
R01	EC0 (Timer0 Event Input)
-	TX0 (TX0 Output):FLASH MCU AVAILABLE
-	RX0 (RX0 Input):FLASH MCU AVAILABLE
R04	BUZO (Buzzer Output)
R06	INT0 (External Interrupt 0)
R07	INT1 (External Interrupt 1)

R1 Ports

R1 is an 1-bit CMOS bidirectional I/O port (address $0C2_H$). Each I/O pin can independently used as an input or an output through the R1IO register (address $0C3_H$).

R1 has internal pull-up that is independently connected or disconnected by register R1PU. The control registers for R1 are shown below.

Note: This port is not supported in the MC80X7408Q/L.



Port R1 is multiplexed with two special features. The con-




trol register controls the selection of alternate function. After reset, this value is "0", port may be used as normal I/O port. The way to select alternate function such as PWM1 or Timer Output Wave will be shown in each peripheral section.

R2 Ports

R2 is a 6-bit CMOS bidirectional I/O port (address $0C4_H$). Each I/O pin can independently used as an input or an output through the R2IO register (address $0C5_H$).

R2 has internal pull-ups that are independently connected or disconnected by R2PU (address 0A7_H). The control registers for R2 are shown as below.

Note: The R24 and R25 are not supported in the MC80X7308K.




R5 Ports

R5 is an 8-bit CMOS bidirectional I/O port (address 0CA_H). Each I/O pin can independently used as an input or an output through the R5IO register (address 0CB_H).

After Reset, R5 port is used as LCD segment output


SEG7~SEG0. To use general Input ports user should be written appropriate value into the R5PSR(address 0AC_H).



R6 Ports

R6 is an 8-bit CMOS bidirectional I/O port (address 0CC_H). Each I/O pin can independently used as an input or an output through the R6IO register (address 0CD_H).

After Reset, R6 port is used as LCD segment output SEG15~SEG8. To use general Input ports user should be written appropriate value into the R6PSR(address 0AD_H).




R7 Ports

R7 is a 4-bit CMOS general Input port (address 0B0_H).

After Reset, R7 port is used as LCD segment output SEG19~SEG16. To use general Input ports user should be written appropriate value into the R7PSR(address 0AE_H).





SEG0~SEG19

Segment signal output pins for the LCD display. See "18. LCD DRIVER" on page 80 for details.

COM0~COM3

Common signal output pins for the LCD display. See "18. LCD DRIVER" on page 80 for details.

SEG34~SEG32 and COM1~COM3 are selected by LCDD of the LCR register.



10. CLOCK GENERATOR

As shown in Figure 10-1, the clock generator produces the basic clock pulses which provide the system clock to be supplied to the CPU and the peripheral hardware. It contains two oscillators which are main-frequency clock oscillator and a sub-frequency clock oscillator. Power consumption can be reduced by switching them to the low power operation frequency clock that can be easily obtained by attaching a resonator between the $X_{\rm IN}$ and $X_{\rm OUT}$ pin and the $SX_{\rm IN}$ and $SX_{\rm OUT}$ pin, respectively. The system clock can also be obtained from the external oscillator.

The clock generator produces the system clocks forming

clock pulse, which are supplied to the CPU and the peripheral hardware. The internal system clock can be selected by bit1, and bit0 of the system clock mode register (SC-MR). The registers are shown in Figure 10-2.

To the peripheral block, the clock among the not-divided original clocks, divided by 2, 4,..., up to 4096 can be provided. Peripheral clock is enabled or disabled by STOP instruction. The peripheral clock is controlled by clock control register (CKCTLR). See "11. BASIC INTERVAL TIMER" on page 46 for details.




Figure 10-1 Block Diagram of Clock Generator



The system clock is selected by bit1 of the system clock mode register, SCMR. In selection Sub clock, to oscillate or stop the Main clock is decided by bit0 of SCMR.

On the initial reset, internal system clock is PS1 which is the fastest and other clock can be provided by bit2 and bit3 of SCMR.




Figure 10-2 SCMR: System Clock Mode Register



11. BASIC INTERVAL TIMER

The MC80X7108/7308/7408 have one 8-bit Basic Interval Timer that is free-run and can not stop. Block diagram is shown in Figure 11-1.

The Basic Interval Timer Register (BITR) is increased every internal count pulse which is divided by prescaler. Since prescaler has division ratio from 8 to 1024, the count rate is 1/8 to 1/1024 of the oscillator frequency. After reset, the BCK bits are all set, so the longest oscillation stabilization time is obtained.

It also provides a Basic interval timer interrupt (BITF). The count overflow of BITR from FF_H to 00_H causes the

interrupt to be generated. The Basic Interval Timer is controlled by the clock control register (CKCTLR) shown in Figure 11-2.

Source clock can be selected by lower 3 bits of CKCTLR. When write "1" to bit BCL of CKCTLR, BITR register is cleared to "0" and restart to count up. The bit BCL becomes "0" automatically after one machine cycle by hardware.

BITR and CKCTLR are located at same address, and address 0E6_H is read as a BITR, and written to CKCTLR.




Figure 11-1 Block Diagram of Basic Interval Timer

вск	Source clock	Interrupt (overflow) Period
<2:0>	SCMR[1:0]= 00 or 01	At f _{MAIN} =4MHz
000	f _{MAIN} ÷2 ³	0.512 ms
001	f _{MAIN} ÷2 ⁴	1.024
010	f _{MAIN} ÷2 ⁵	2.048
011	f _{MAIN} ÷2 ⁶	4.096
100	f _{MAIN} ÷2 ⁷	8.192
101	f _{MAIN} ÷2 ⁸	16.384
110	f _{MAIN} ÷2 ⁹	32.768
111	f _{MAIN} ÷2 ¹⁰	65.536

Table 11-1 Basic Interval Timer Interrupt Time






Figure 11-2 BITR: Basic Interval Timer Mode Register

Example 1:

Interrupt request flag is generated every 8.192ms at 4MHz.

```
:
LDM CKCTLR,#0CH
SET1 BITE
EI
```



12. TIMER / COUNTER

Timer/Event Counter consists of prescaler, multiplexer, 8-bit timer data register, 8-bit counter register, mode register, input capture register and Comparator as shown in Figure 12-4. And the PWM high register for PWM is consisted separately.

The timer/counter has seven operating modes.

- 8 Bit Timer/Counter Mode
- 8 Bit Capture Mode
- 8 Bit Compare Output Mode
- 16 Bit Timer/Counter Mode
- 16 Bit Capture Mode
- 16 Bit Compare Output Mode
- PWM Mode

In the "timer" function, the register is increased every internal clock input. Thus, one can think of it as counting internal clock input. Since a least clock consists of 2 and

Example 1:

Timer 0 = 8-bit timer mode, 8ms interval at 4MHz Timer 1 = 8-bit timer mode, 4ms interval at 4MHz

```
LDM SCMR,#0 ;Main clock mode
LDM TDR0,#249
LDM TM0,#0001_0011B
LDM TDR1,#124
LDM TM1,#0000_1111B

SET1 T0E
SET1 T1E
EI
:
:
```

Example 2:

Timer0 = 16-bit timer mode, 0.5s at 4MHz

```
LDM SCMR,#0 ;Main clock mode
LDM TDR0,#23H
LDM TDR1,#0F4H
LDM TM0,#0FH ;FMAIN/32, 8us
LDM TM1,#4CH

SET1 TOE
EI
:
:
```

most clock consists of 2048 oscillator periods, the count rate is 1/2 to 1/2048 of the oscillator frequency in Timer0. And Timer1 can use the same clock source too. In addition, Timer1 has more fast clock source (1/1 to 1/8).

In the "counter" function, the register is increased in response to a 0-to-1 (rising edge) transition at its corresponding external input pin EC0 (Timer 0).

In addition the "capture" function, the register is increased in response external or internal clock interrupt same with timer/counter function. When external interrupt edge input, the count register is captured into capture data register TMx.

Timer3 is shared with "PWM" function and Timer2 is shared with "Compare output" function.

Example 3:

Timer0 = 8-bit event counter

Timer2 = 8-bit capture mode, 2us sampling count.

```
TDR0,#0FFH
LDM
                          ;don't care
                            ; event counter
LDM
       TMO, #1FH
      R0IO, #1XXX XX1XB ; R07, R01 input
LDM
LDM
       IEDS, #XXXX 01XXB ; FALLING
LDM
       R0FUNC, \#1X\overline{X}X XX1XB; INT1, EC0
LDM
       TDR2, #0FFH
      TM2,#0010 1011B
                           ;2us
LDM
SET1
      TOE
                            ; ENABLE TIMER 0
SET1
      T2E
                            ; ENABLE TIMER 1
SET1
       INT1E
                            ; ENABLE INT1
EI
```

X: don't care.

Example 4:

Timer0 = 16-bit capture mode, 8us sampling count. at 4MHz

```
T<sub>1</sub>DM
       TDR0,#0FFH
LDM
       TDR1, #0FFH
       TM0, #2FH
LDM
LDM
       TM1, #5FH
T.DM
       IEDS, #XXXX XX01B
LDM
       ROFUNC, \#X1\overline{X}X XXXXB; AS INTO
SET1
       TOE
                ; ENABLE TIMER 0
       INTOE ; ENABLE EXT. INTO
SET1
ΕI
```

X: don't care.



				R/W	R/W	R/W	R/W	R/W	R/W	
	Bit :	7	6	5	4	3	2	1	0	ADDRESS: 0D0 _H)
TM0		-	-	CAP0	T0CK2	T0CK1	T0CK0	T0CN	T0ST	INITIAL VALUE:000000B
	Bit :	7	6	R/W 5	R/W 4	R/W 3	R/W 2	R/W 1	R/W 0	
TNAO	DIL.	-	-	CAP2	T2CK2		T2CK0	T2CN	T2ST	ADDRESS: 0D6 _H
TM2			<u> </u>	OAI Z	TZORZ	1201(1	12010	12011	1201	INITIAL VALUE:000000B
		CAP0,CA 0: Timer/C 1: Capture	Counter M		e Selection	Bit)	T0CF	([2:0],T2(([2:0] f _{MAIN} ÷2	CK[2:0] (T	imer 0,2 Input Clock Selection) T2CK[2:0] 000: f _{MAIN} ÷2
		0: Pause 1: Continu	Counting	•	tinue Start)	010:	f _{MAIN} ÷2 ² f _{MAIN} ÷2 ³ f _{MAIN} ÷2 ⁵		001: f _{MAIN} ÷2 ² 010: f _{MAIN} ÷2 ⁴ 011: f _{MAIN} ÷2 ⁶
		T0ST,T2S	ST (Time	r 0.2 Start	t Control)			f _{MAIN} ÷2 ⁷ f _{MAIN} ÷2 ⁹		100: f _{MAIN} ÷2 ⁸ 101: f _{MAIN} ÷2 ¹⁰
		0: Stop Co	ounting	•	•		110:	f _{MAIN} ÷21	1	110: f _{MAIN} ÷2 ¹²
		1: Clear th	ne counte	er and Sta	rt counting a	again			Event clocl	
							f _{MAIN}	ı: main-cl	ock freque	ncy
// TN	12 /T	imor1 2	Mode	Control	Registe	r\				
, IIV	1) (1	c . 1, 3		Control	iveaisie	•	D.***	D.***	D.***	
	Bit :	7	R/W 6	5	4	R/W 3	R/W 2	R/W 1	R/W 0	
TM1		-	16BIT	-	-	T1CK1	T1CK0	T1CN	T1ST	ADDRESS: 0D2 _H
			5.44			5.047	· ·	5.44		INITIAL VALUE:-00000 _B
	Bit :	R/W 7	R/W 6	5	4	R/W 3	R/W 2	R/W 1	R/W 0	
ТМЗ		POL	16BIT	PWM1E		T3CK1	T3CK0	T3CN	T3ST	ADDRESS: 0D8 _H
		<u> </u>	•		•					INITIAL VALUE:000-0000 _B
		POL (PWI	M Output	t Polarity	Selection)	T10	CK[1:01.T3	CK[1:0] (Timer 1.3	Input Clock Selection)
		0: Duty Ac	tive Low	•	,		CK[1:0]	[•] (CK[1:0]
		1: Duty Ac	•				f _{MAIN}			f _{MAIN}
		16BIT (16 0: 8-Bit Mo		e Selection	on)		: f _{MAIN} ÷2 : f _{MAIN} ÷2 ³			f _{MAIN} ÷2 f _{MAIN} ÷2 ⁴
		1: 16-Bit N					Timer0 Clo	ock		Timer2 Clock
		PWM1E (I	DWM En:	ahla Rit\		T10	CN,T3CN (Timer 1.3	S Continue	Start)
		0: PWM1 1: PWM1	Disable (T2O Enab		0: \$	Stop Counti Start Count	ng		,
						0: \$	ST,T3ST (T Stop countil Clear the co	ng		•
**The d	coun	ter will be	cleare	d and re	started or	nly when	the TxS	Γ bit cle	ared and	set again.
If Tx	ST bi	t set agai	n when	TxST bi	t is set, th	é count	er can't b	e cleare	ed but on	ly start again.
		T0CK2	T0CK1				1Hz	8MHz		10MHz
		0	0		(f _{MAIN} ÷2)	_	OnS	250nS		200nS
	⊢	0	0		(f _{MAIN} ÷2 ²)		JS	500nS	3	400nS
						1 2	uS	1uS	[800nS
		0	1		(f _{MAIN} ÷2 ³)	_				
		0	1	1 ((f _{MAIN} ÷2 ⁵)	81	JS	4uS		3.2uS
		0		1 (32				

Figure 12-1 Timer0,1,2,3 Registers






Figure 12-2 Related Registers with Timer/Counter0, 1






Figure 12-3 Related Registers with Timer/Counter2, 3



16BIT	CAP0	-	T0CK[2:0]	T1CK[1:0]	Timer 0	Timer 1				
0	0	-	XXX	XX	8 Bit Timer	8 Bit Timer				
0	0	-	111	XX	8 Bit Event Counter	8 Bit Timer				
0	1	-	XXX	XX	8 Bit Capture	8 Bit Compare Output				
1	0	-	XXX	11	16 Bit Timer					
1	0	-	111	11	16 Bit Event Counter					
1	1	-	XXX	11	16 Bit Capture					
1	0	-	XXX	11	16 Bit Compare Output					

Table 12-1 Operating Modes of Timer 0 and Timer 1

12.1 8-Bit Timer/Counter Mode

The MC80X7108/7308/7408 have four 8-bit Timer/Counters, Timer0, Timer1, Timer2 and Timer3 as shown in Figure 12-4.

The "timer" or "counter" function is selected by mode reg-

isters TMx (x=0,1,2,3) as shown in Figure 12-1 and Table 12-1. To use as an 8-bit timer/counter mode, bit CAPx of TMx is cleared to "0" and bits 16BIT of TM1(3) should be cleared to "0" (Table 12-1).




Figure 12-4 Block Diagram of Timer/Event Counter0,1






Figure 12-5 Block Diagram of Timer/Event Counter2,3

These timers have each 8-bit count register and data register. The count register is increased by every internal or external clock input. The internal clock has a prescaler divide ratio option of 2, 4, 8, 32,128, 512, 2048 (selected by control bits TxCK2, TxCK1 and TxCK0 of register TM0(2)) and 1, 2, 8 (selected by control bits TxCK1 and TxCK0 of register TM1(3)).

In the Timer, timer register Tx increases from 00_H until it matches TxDR and then reset to 00_H . If the value of Tx is equal with TxDR, Timer x interrupt is occurred (latched in TxIF bit). TxDR and T0 register are in same address, so this register is read from T0 and written to TDR0.

In counter function, the counter is increased every 0-to 1 (rising edge) transition of EC0(1) pin. In order to use counter function, the bit R01(5) of the R0 Direction Register (R0IO) should be set to "0" and the bit EC0(1) of Port Mode Register R0FUNC should set to "1". The Timer 0 and 2 can be used as a counter by pin EC0(1) input, but Timer 1 can not used as a counter.

Note: The contents of TDR0, TDR1, TDR2 and TDR3 must be initialized (by software) with the value between 1_H and 0FF_H, not 0_H.






Figure 12-6 Counting Example of Timer Data Registers




Figure 12-7 Timer Count Operation

12.2 16 Bit Timer/Counter Mode

The Timer register is running with 16 bits. A 16-bit timer/counter register T0, T1 are increased from 0000_H until it matches TDR0, TDR1 and then resets to 0000_H . The match output generates Timer 0 interrupt not Timer 1 interrupt.

The clock source of the Timer 0 is selected either internal or external clock by bit T0CK2, T0CK1 and T0CK0.

In 16-bit mode, the bits T1CK1,T1CK0 and 16BIT of TM1



should be set to "1" respectively.




Figure 12-8 16-bit Timer / Counter Mode 0




Figure 12-9 16-bit Timer / Counter Mode 2



12.3 8-Bit Capture Mode

The Timer 0 capture mode is set by bit CAP0 of timer mode register TM0 (bit CAPx of timer mode register TMx for Timer 1,2,3) as shown in Figure 12-10.

As mentioned above, not only Timer 0 but Timer 1,2,3 can also be used as a capture mode.

The Timer/Counter register is increased in response internal or external input. This counting function is same with normal timer mode, and Timer interrupt is generated when timer register T0 (T1,2,3) increases and matches TDR0 (TDR1,TDR2,TDR3).

This timer interrupt in capture mode is very useful when the pulse width of captured signal is more wider than the maximum period of Timer.

For example, in Figure 12-13, the pulse width of captured signal is wider than the timer data value (FF_H) over 2 times. When external interrupt is occurred, the captured value (13_H) is more little than wanted value. It can be obtained correct value by counting the number of timer over-

flow occurrence.

Timer/Counter still does the above, but with the added feature that a edge transition at external input INTx pin causes the current value in the Timer x register (T0,T1,T2,T3), to be captured into registers CDRx (x=0,1,2,3), respectively. After captured, Timer x register is cleared and restarts by hardware.

It has three transition modes: "falling edge", "rising edge", "both edge" which are selected by interrupt edge selection register IEDS (Refer to External interrupt section). In addition, the transition at INTx pin generate an interrupt.

Note: The CDR0, TDR0 and T0 are in same address. In the capture mode, reading operation is read the CDR0 and in timer mode, reading operation is read the T0. TDR0 is only for writing operation.

The CDR1, T1 are in same address, the TDR1 is located in different address. In the capture mode, reading operation is read the CDR1






Figure 12-10 8-bit Capture Mode 0






Figure 12-11 8-bit Capture Mode 1






Figure 12-12 Input Capture Operation




Figure 12-13 Excess Timer Overflow in Capture Mode



12.4 16-bit Capture Mode

16-bit capture mode is the same as 8-bit capture, except that the Timer register is running with 16 bits.

The clock source of the Timer 0,2 is selected either internal or external clock by bit TxCK2, TxCK1 and TxCK0.

In 16-bit mode, the bits TxCK1,TxCK0 and 16BIT of TM1,TM3 should be set to "1" respectively.




Figure 12-14 16-bit Capture Mode 0






Figure 12-15 16-bit Capture Mode 1

12.5 8-Bit (16-Bit) Compare Output Mode

The MC80X7108/7308/7408 have a function of Timer Compare Output. To pulse out, the timer match can goes to port pin (R10) as shown in Figure 12-4 and Figure 12-8. Thus, pulse out is generated by the timer match. These operation is implemented to pin, R10/PWM1/T2O.

In this mode, the bit PWM1O of Port Mode Register R1FUNC should be set to "1", and the bit PWM1E of Timer3 Mode Register (TM3) should be cleared to "0".

12.6 PWM Mode

Note: This Function is not supported in the MC80X7408.

The MC80X7108 and MC80X7308 have one high speed PWM (Pulse Width Modulation) function which shared with Timer3. In PWM mode, the R10/PWM1 pins operate as a 10-bit resolution PWM output port. For this mode, the bit PWM10 of Port Mode Register (R1FUNC) and the bit PWM1E of timer3 mode register (TM3) should be set to "1" respectively.

The period of the PWM output is determined by the T3PPR (T3 PWM Period Register) and T3PWHR[3:2]

In addition, 16-bit Compare output mode is available, also.

This pin output the signal having a 50: 50 duty square wave, and output frequency is same as below equation

$$f_{COMP} = \frac{f_{XIN}}{2 \times PrescalerValue \times (TDR+1)}$$

(bit3, 2 of T3 PWM High Register) and the duty of the PWM output is determined by the T3PDR (T3 PWM Duty Register) and T3PWHR[1:0] (bit1, 0 of T3PWM High Register).

The user can use PWM data by writing the lower 8-bit period value to the T3PPR and the higher 2-bit period value to the T3PWHR[3:2]. And the duty value can be used with the T3PDR and the T3PWHR[1:0] in the same way.

The T3PDR is configured as a double buffering for glitchless PWM output. In Figure 12-16, the duty data is transferred from the master to the slave when the period data



matched to the counted value. (i.e. at the beginning of next duty cycle).

The bit POL1 of TM3 decides the polarity of duty cycle.

The duty value can be changed when the PWM outputs. However the changed duty value is output after the current period is over. And it can be maintained the duty value at present output when changed only period value shown as Figure 12-18. As it were, the absolute duty time is not changed in varying frequency.

Note: If the user need to change mode from the Timer3 mode to the PWM mode, the Timer3 should be stopped firstly, and then set period and duty register value. If user writes register values and changes mode to PWM mode while Timer3 is in operation, the PWM data would be different from expected data in the beginning.

The relation of frequency and resolution is in inverse proportion. Table 12-2 shows the relation of PWM frequency vs. resolution.

PWM Period = [T3PWHR[3:2]T3PPR+1] X Source Clock PWM Duty = [T3PWHR[1:0]T3PDR+1] X Source Clock If it needed more higher frequency of PWM, it should be reduced resolution.

Note: If the duty value and the period value are same, the PWM output is determined by the bit POL1 (1: High, 0: Low). And if the duty value is set to "00_H", the PWM output is determined by the bit POL1(1: Low, 0: High). The period value must be same or more than the duty value, and 00_H cannot be used as the period value.

		Frequency	
Resolution	T3CK[1:0] =00 (250nS)	T3CK[1:0] =01 (500nS)	T3CK[1:0] =10 (2uS)
10-bit	3.9kHz	1.95kHz	0.49kHz
9-bit	7.8kHz	3.9kHz	0.98kHz
8-bit	15.6kHz	7.8kHz	1.95kHz
7-bit	31.2kHz	15.6kHz	3.90kHz

Table 12-2 PWM Frequency vs. Resolution at 4MHz




Figure 12-16 PWM Mode






Figure 12-17 Example of PWM at 5MHz




Figure 12-18 Example of Changing the Period in Absolute Duty Cycle (@5MHz)

Example:

```
Timer1 @4Mhz, 4kHz -20% duty PWM mode
         R1IO,#0000_XXX1B
TM3,#0010_0000B
                                 ;R00 output
   LDM
   LDM
                                 ;pwm enable
         T3PWHR, #0000 1100B ;20% duty
   LDM
         T3PPR,#1110_0111B
T3PDR,#1100_0111B
                                 ;period 250uS
   LDM
   LDM
                                 ;duty 50uS
         R1FUNC, #XXXX XXX1B ; set pwm port.
   LDM
   LDM
         TM3, \#0010 \ 00\overline{1}1B
                                 ;timer1 start
```

X means don't care



13. WATCH TIMER

The watch timer generates interrupt for watch operation. The watch timer consists of the clock selector, 21-bit binary counter and watch timer mode register. It is a multi-purpose timer. It is generally used for watch design.

The bit 1, 2 of WTMR select the clock source of watch timer among sub-clock, $f_{MAIN} \div 2^7$ of main-clock and f_{MAIN} of main-clock. The f_{MAIN} of main-clock is used usually for watch timer test, so generally it is not used for the clock source of watch timer. The $f_{MAIN} \div 2^7$ of main-clock is used when the single clock system is organized. In $f_{MAIN} \div 2^7$

clock source, if the CPU enters into stop mode, the mainclock is stopped and then watch timer is also stopped. If the sub-clock is the source clock, the watch timer count cannot be stopped. Therefore, the sub-clock does not stop and continues to oscillate even when the CPU is in the STOP mode. The timer counter consists of 21-bit binary counter and it can count to max 60 seconds at sub-clock.

The bit 2, 3 of WTMR select the interrupt request interval of watch timer among 2Hz, 4Hz, 16Hz and 1/64Hz.




Figure 13-1 Watch Timer Mode Register






Figure 13-2 Watch Timer Block Diagram

Usage of Watch Timer in STOP Mode

When the system is off and the watch should be kept working, follow the steps below.

- **1.** Determines which mode is to be performed between main mode and sub mode when the MCU is released from Stop mode and set the clock source of watch timer to sub-clock.
- 2. Enters into STOP mode.

- **3.** After released by watch timer interrupt, counts up timer and refreshes LCD Display. When performing count up and refresh the LCD, the CPU may operate either in main frequency mode or sub frequency mode.
- 4. Enters into STOP mode again.
- 5. Repeats 3 and 4.

When using STOP mode, if the watch timer interrupt interval is selected to 2Hz, the power consumption can be reduced considerably.



14. WATCH DOG TIMER

The watch dog timer (WDT) function is used for checking program malfunction due to external noise or other causes and return the operation to the normal contion.

The watchdog timer consists of 7-bit binary counter and the watchdog timer register(WDTR). The source clock of WDT is overflow of Basic Interval Timer. When the value of 7-bit binary counter is equal to the lower 7-bits of

WDTR, the interrupt request flag is generated. This can be used as WDT interrupt or CPU reset signal in accordance with the bit WDTON. When WDTCL is set, 7-bit counter of WDT is reset. After one cycle, it is cleared by hardware. When LOADEN of watch timer mode register(WTMR) is set, WDTR can not be wrote.




Figure 14-1 Block Diagram of Watch Dog Timer






Figure 14-2 Watch Dog Timer Interrupt Time



15. ANALOG TO DIGITAL CONVERTER

The analog-to-digital(A/D) converter allows conversion of an analog input signal to an corresponding 8-bit digital value. The A/D module has six analog inputs, which are multiplexed into one sample and hold. The output of the sample and hold is the input of the converter, which generates the result via successive approximation. The analog supply voltage is connected to AV_{DD} of ladder resistance of A/D module.

The A/D module has two registers which are the A/D converter mode register (ADCM) and A/D converter result register (ADCR). The ADCM register, shown in Figure 15-2, controls the operation of the A/D converter module. The port pins can be configured as analog inputs or digital I/O. To use analog inputs, each port should be assigned an-

alog input port by setting R2IO direction register as input mode. And select the corresponding channel to be converted by setting ADS[2:0].

The processing of conversion is start when the start bit ADST is set to "1". After one cycle, it is cleared by hardware. The register ADCR contains the result of the A/D conversion. When the conversion is completed, the result is loaded into the ADCR, the A/D conversion status bit ADF is set to "1", and the A/D interrupt flag ADIF is set. The block diagram of the A/D module is shown in Figure 15-1. The A/D status bit ADF is automatically set when A/D conversion is completed, cleared when A/D conversion is in process. The conversion is completed on 10us@8MHz.




Figure 15-1 A/D Converter Block Diagram & Registers






Figure 15-2 A/D Converter Mode & Result Registers




Figure 15-3 A/D Converter Operation Flow

A/D Converter Cautions

(1) Input range of AN0 to AN5

The input voltages of AN0 to AN7 should be within the specification range. In particular, if a voltage above AV_{DD}

or below V_{SS} is input (even if within the absolute maximum rating range), the conversion value for that channel can not be determinated. The conversion values of the other channels may also be affected.

(2) Noise counter measures

In order to maintain 8-bit resolution, any attention must be paid to noise on pins AV_{DD} and AN0 to AN7. Since the effect increases in proportion to the output impedance of the analog input source, it is recommended that a capacitor is connected externally as shown below in order to reduce noise.




Figure 15-4 Analog Input Pin Connecting Capacitor

(3) Pins AN0/R20 to AN5/R25

The analog input pins AN0 to AN5 also function as input/output port (PORT R2) pins. When A/D conversion is performed with any of pins AN0 to AN57 selected, be sure not



to execute a PORT input instruction while conversion is in progress, as this may reduce the conversion resolution.

Also, if digital pulses are applied to a pin adjacent to the pin in the process of A/D conversion, the expected A/D conversion value may not be obtainable due to coupling noise. Therefore, avoid applying pulses to pins adjacent to the pin undergoing A/D conversion.

(4) AV_{DD} pin input impedance

A series resistor string of approximately $10 K\Omega$ is connected between the AV_{DD} pin and the V_{SS} pin.

Therefore, if the output impedance of the reference voltage source is high, this will result in parallel connection to the series resistor string between the AV_{DD} pin and the V_{SS} pin, and there will be a large reference voltage error.



16. BUZZER OUTPUT FUNCTION

The buzzer driver consists of 6-bit binary counter, the buzzer driver register BUZR and the clock selector. It generates square-wave which is very wide range frequency (500 Hz \sim 125 kHz at f_{MAIN} = 4MHz) by user programmable counter.

Pin R04/BUZO is assigned for output port of Buzzer driver by setting the bit BUZO of R0 Function Register(R0FUNC) to "1".

The 6-bit buzzer counter is cleared and start the counting by writing signal to the register BUZR. It is increased from 00_H until it matches with BUR[5:0].

Also, it is cleared by counter overflow and count up to output the square wave pulse of duty 50%.

The bit 0 to 5 of BUZR determines output frequency for

buzzer driving. BUZR[5:0] is initialized to 3F_H after reset. Note that BUZR is a write-only register. Frequency calculation is following as shown below.

$$f_{BUZ} = \frac{f_{XIN}}{2 \times DivideRatio \times (BUZR[5:0] + 1)}$$

The bits BUCK1, BUCK0 of BUZR select the source clock from prescaler output.

f_{BUZ}: Buzzer frequency f_{XIN}: Oscillator frequency Divide Ratio: Prescaler divide ratio by E

Divide Ratio: Prescaler divide ratio by BUCK[1:0] BUZR[5:0]: Lower 6-bit value of BUZR. Buzzer control data




Figure 16-1 Buzzer Driver

Example: 2.5kHz output at 4MHz.

LDM R0 FUNC , #XXX1 XXXXB X means don't care LDM BUZR , #1001 $1\overline{0}$ 00B



Buzzer Output Frequency

When main-frequency is 4MHz, buzzer frequency is shown as below and if sub-frequency is selected as clock

source, buzzer frequency is used after dividing by 128.

BUZR	F	Frequency Output (kHz) BUZR[7:6]				Fr	equency O BUZR	utput (kHz) [7:6]	
[5:0]	00	01	10	11	[5:0]	00	01	10	11
00	250.000	125.000	62.500	31.250	20	7.576	3.788	1.894	0.947
01	125.000	62.500	31.250	15.625	21	7.353	3.676	1.838	0.919
02	83.333	41.667	20.833	10.417	22	7.143	3.571	1.786	0.893
03	62.500	31.250	15.625	7.813	23	6.944	3.472	1.736	0.868
04	50.000	25.000	12.500	6.250	24	6.757	3.378	1.689	0.845
05	41.667	20.833	10.417	5.208	25	6.579	3.289	1.645	0.822
06	35.714	17.857	8.929	4.464	26	6.410	3.205	1.603	0.801
07	31.250	15.625	7.813	3.906	27	6.250	3.125	1.563	0.781
08	27.778	13.889	6.944	3.472	28	6.098	3.049	1.524	0.762
09	25.000	12.500	6.250	3.125	29	5.952	2.976	1.488	0.744
0A	22.727	11.364	5.682	2.841	2A	5.814	2.907	1.453	0.727
0B	20.833	10.417	5.208	2.604	2B	5.682	2.841	1.420	0.710
0C	19.231	9.615	4.808	2.404	2C	5.556	2.778	1.389	0.694
0D	17.857	8.929	4.464	2.232	2D	5.435	2.717	1.359	0.679
0E	16.667	8.333	4.167	2.083	2E	5.319	2.660	1.330	0.665
0F	15.625	7.813	3.906	1.953	2F	5.208	2.604	1.302	0.651
10	14.706	7.353	3.676	1.838	30	5.102	2.551	1.276	0.638
11	13.889	6.944	3.472	1.736	31	5.000	2.500	1.250	0.625
12	13.158	6.579	3.289	1.645	32	4.902	2.451	1.225	0.613
13	12.500	6.250	3.125	1.563	33	4.808	2.404	1.202	0.601
14	11.905	5.952	2.976	1.488	34	4.717	2.358	1.179	0.590
15	11.364	5.682	2.841	1.420	35	4.630	2.315	1.157	0.579
16	10.870	5.435	2.717	1.359	36	4.545	2.273	1.136	0.568
17	10.417	5.208	2.604	1.302	37	4.464	2.232	1.116	0.558
18	10.000	5.000	2.500	1.250	38	4.386	2.193	1.096	0.548
19	9.615	4.808	2.404	1.202	39	4.310	2.155	1.078	0.539
1A	9.259	4.630	2.315	1.157	3A	4.237	2.119	1.059	0.530
1B	8.929	4.464	2.232	1.116	3B	4.167	2.083	1.042	0.521
1C	8.621	4.310	2.155	1.078	3C	4.098	2.049	1.025	0.512
1D	8.333	4.167	2.083	1.042	3D	4.032	2.016	1.008	0.504
1E	8.065	4.032	2.016	1.008	3E	3.968	1.984	0.992	0.496
1F	7.813	3.906	1.953	0.977	3F	3.906	1.953	0.977	0.488

Table 16-1 Buzzer Output Frequency



17. INTERRUPTS

The MC80X7108/7308/7408 interrupt circuits consist of Interrupt enable register (IENH, IENM, IENL), Interrupt request flag register(IRQH, IRQM, IRQL), Interrupt flag register(INTFH, INTFL), Interrupt Edge Selection Register (IEDS), priority circuit and Master enable flag ("I" flag of PSW). The interrupts are controlled by the interrupt master enable flag I-flag (bit 2 of PSW), the interrupt enable register and the interrupt request flag register except Power-on reset and software BRK interrupt. The configuration of interrupt circuit is shown in Figure 17-1 and interrupt priority is shown in Table .

Symbol	Priority	Vector Addr.
RESET	-	FFFE _H
KS	1	FFFCH
INTR0	2	FFFA _H
INTR1	3	FFF8 _H
INTR2	-	
RX0	4	FFF4 _H
TX0	5	FFF2 _H
RX1	-	
TX1	-	
T0	6	FFEE _H
T1	7	FFEC _H
T2	8	FFEA _H
T3	9	FFE8 _H
CG	10	FFE6 _H
ADC	11	FFE4 _H
BIT	12	FFE2 _H
WDT	13	FFE0 _H
WT	14	
	RESET KS INTRO INTR1 INTR2 RX0 TX0 RX1 TX1 T0 T1 T2 T3 CG ADC BIT WDT	RESET - KS 1 INTRO 2 INTR1 3 INTR2 - RX0 4 TX0 5 RX1 - TX1 - T0 6 T1 7 T2 8 T3 9 CG 10 ADC 11 BIT 12 WDT 13

Table 17-1 Vector Table

1. ONLY FLASH MCU IS AVAILABLE.

Each bit of interrupt request flag registers(IRQH, IRQM, IRQL) in Figure 17-1 is set when corresponding interrupt condition is met. The interrupt request flags that actually generate external interrupts are bit INT0F, INT1F and INT2F in Register IRQH. The External Interrupts INT0, INT1 and INT2 can each be transition-activated (1-to-0, 0-to-1 and both transition). The Key Scan Interrupt is generated by KSIF if any one or more of key scan input is low signal. The RX0, RX1, TX0 and TX1 of UART0,1 Interrupts are generated by RX0IF,RX1IF,TX0IF and TX1IF which are set by finishing the reception and transmission of data.

The Timer 0,1,2 and Timer 3 Interrupts are generated by T0IF,T1IF,T2IF and T3IF, which are set by a match in their respective timer/counter register. The Carrier Gener-

ator Interrupt is occurred by CGIF which will be explained in "19. REMOCON CARRIER GENERATOR" on page 87. The AD converter Interrupt is generated by ADCIF which is set by finishing the analog to digital conversion.

The Basic Interval Timer Interrupt is generated by BITIF which is set by overflow of the Basic Interval Timer Register (BITR). The Watch dog Interrupt is generated by WDTIF which set by a match in Watch dog timer register (when the bit WDTON is set to "0"). The Watch Timer Interrupt is generated by WTIF which is set periodically according to the established time interval.

When an interrupt is generated, the bit of interrupt request flag register(IRQH, IRQM, IRQL) that generated it is cleared by the hardware when the service routine is vectored to only if the interrupt was transition-activated.

Each bit of Interrupt flag register(INTFH, INTFL) is set when corresponding interrupt flag bit as well as interrupt enable bit are set. The bits of interrupt flag register are never cleared by the hardware although the service routine is vectored to. Therefore, the interrupt flag register can be used to distinguish a right interrupt source from two available ones in a vector address. For example, RX1 and TX1 which have the same vector address(FFF0H) may be distinguished by INTFH register.

Interrupt enable registers are shown in Figure 17-2. These registers are composed of interrupt enable bits of each interrupt source, these bits determine whether an interrupt will be accepted or not. When enable bit is "0", a corresponding interrupt source is prohibited. Note that PSW contains also a master enable bit, I-flag, which disables all interrupts at once. When an interrupt is occurred, the I-flag is cleared and disable any further interrupt, the return address and PSW are pushed into the stack and the PC is vectored to.

In an interrupt service routine, any other interrupt may be serviced. The source(s) of these interrupts can be determined by polling the interrupt request flag bits. Then, the interrupt request flag bit(s) must be cleared by software before re-enabling interrupts to avoid recursive interrupts. The Interrupt Request flags are able to be read and written.






Figure 17-1 Block Diagram of Interrupt






Figure 17-2 Interrupt Enable Registers and Interrupt Request Registers



17.1 Interrupt Sequence

An interrupt request is held until the interrupt is accepted or the interrupt latch is cleared to "0" by a reset or an instruction. Interrupt acceptance sequence requires 8 f_{OSC} (2 μs at f_{MAIN} =4MHz) after the completion of the current instruction execution. The interrupt service task is terminated upon execution of an interrupt return instruction [RETI].

Interrupt acceptance

1. The interrupt master enable flag (I-flag) is cleared to "0" to temporarily disable the acceptance of any following maskable interrupts. When a non-maskable interrupt is accepted, the acceptance of any following interrupts is temporarily disabled.

- **2.** Interrupt request flag for the interrupt source accepted is cleared to "0".
- **3.** The contents of the program counter (return address) and the program status word are saved (pushed) onto the stack area. The stack pointer decreases 3 times.
- **4.** The entry address of the interrupt service program is read from the vector table address and the entry address is loaded to the program counter.
- **5.** The instruction stored at the entry address of the interrupt service program is executed.





Figure 17-3 Timing chart of Interrupt Acceptance and Interrupt Return Instruction



Correspondence between vector table address for BIT interrupt and the entry address of the interrupt service program.

An interrupt request is not accepted until the I-flag is set to "1" even if a requested interrupt has higher priority than that of the current interrupt being serviced.

When nested interrupt service is required, the I-flag should be set to "1" by "EI" instruction in the interrupt service program. In this case, acceptable interrupt sources are selectively enabled by the individual interrupt enable flags.

Saving/Restoring General-purpose Register

During interrupt acceptance processing, the program counter and the program status word are automatically saved on the stack, but accumulator and other registers are not saved itself. If necessary, these registers should be saved by the software. Also, when multiple interrupt services are nested, it is necessary to avoid using the same data memory area for saving registers.




The following method is used to save/restore the general-purpose registers.

Example: Register saving

INTxx:	PUSH PUSH PUSH	A X Y	;SAVE ACC. ;SAVE X REG. ;SAVE Y REG.
	interrupt proc	essing	
	POP POP POP RETI	Y X A	; RESTORE Y REG. ; RESTORE X REG. ; RESTORE ACC. ; RETURN

General-purpose registers are saved or restored by using push and pop instructions.



17.2 BRK Interrupt

Software interrupt can be invoked by BRK instruction, which has the lowest priority order.

Interrupt vector address of BRK is shared with the vector of TCALL 0 (Refer to Program Memory Section). When BRK interrupt is generated, B-flag of PSW is set to distinguish BRK from TCALL 0.

Each processing step is determined by B-flag as shown in Figure 17-4.




Figure 17-4 Execution of BRK/TCALL0

17.3 Multi Interrupt

If two requests of different priority levels are received simultaneously, the request of higher priority level is serviced. If requests of the interrupt are received at the same time simultaneously, an internal polling sequence determines by hardware which request is serviced.

However, multiple processing through software for special features is possible. Generally when an interrupt is accepted, the I-flag is cleared to disable any further interrupt. But as user sets I-flag in interrupt routine, some further interrupt can be serviced even if certain interrupt is in progress.

Example: Even though Timer1 interrupt is in progress, INT0 interrupt serviced without any suspend.

```
TIMER1: PUSH A
PUSH X
PUSH Y
```

```
IENH,#40H
                      ; Enable INT0 only
LDM
                      ; Disable other
LDM
        IENM,#0
LDM
        IENL,#0
                      ; Disable other
                      ; Enable Interrupt
ΕI
:
LDM
        IENH,#0FFH ; Enable all interrupts
LDM
        IENM, #OFFH
LDM
        IENL, #0F0H
POP
POP
        Χ
POP
        Α
RETI
```






Figure 17-5 Execution of Multi Interrupt



17.4 External Interrupt

The external interrupt on INT0, INT1 and INT2 pins are edge triggered depending on the edge selection register IEDS (address 0FC_H) as shown in Figure 17-6.

The edge detection of external interrupt has three transition activated mode: rising edge, falling edge, and both edge.





Figure 17-6 External Interrupt Block Diagram

Example: To use as an INT0



Response Time

The INT0, INT1 and INT2 edge are latched into INT0F, INT1F and INT2F at every machine cycle. The values are not actually polled by the circuitry until the next machine cycle. If a request is active and conditions are right for it to be acknowledged, a hardware subroutine call to the requested service routine will be the next instruction to be executed. The DIV itself takes twelve cycles. Thus, a maximum of twelve complete machine cycles elapse between activation of an external interrupt request and the beginning of execution of the first instruction of the service routine.

Interrupt response timings are shown in Figure 17-7.




Figure 17-7 Interrupt Response Timing Diagram



18. LCD DRIVER

The MC80X7108/7308/7408 have the circuit that directly drives the liquid crystal display (LCD) and its control circuit. The segment/common driver directly drives the LCD panel, and the LCD controller generates the segment/common signals according to the RAM which stores display data. VCL2 \sim VCL0 voltage are made as the drive power to the inside.

The MC80X7108/7308/7408 have the following pins connected with LCD.

- 1. Segment output port 23 pins (SEG0-19, SEG32~34)
- 2. Common output port 4 pins (COM0-COM3)

18.1 Configuration of LCD driver

Figure 18-1 shows the configuration of the LCD driver.




Figure 18-1 LCD Driver Block Diagram



18.2 Control of LCD Driver Circuit

The LCD driver is controlled by the LCD Control Register (LCR). The LCR[1:0] determines the frequency of COM signal scanning of each segment output. RESET clears the LCD control register LCR values to logic zero. The LCD display can continue to operate during SLEEP and STOP modes if a sub-frequency clock is used as system clock source.

Note: The Sub clock is used as internal bias source clock, so the stabilization time is need to use internal bias. Normally, the stabilization time is need more than 500ms. The external bias registers cannot be used for LCD display supply voltage.




Figure 18-2 LCD Control Register



Selecting Frame Frequency

Frame frequency is set to the base frequency as shown in the following Table 18-1. The f_S is selected to f_{SUB} (sub clock) which is 32.768kHz.

L CB[4:0]	I CD alaak	Frame Frequency (Hz)						
LCR[1:0]	LCD clock	Duty = Static	Duty = 1/2	Duty = 1/3	Duty = 1/4			
00	f _{SUB} ÷ 32	1024	512	341.3	256			
01	$f_{SUB} \div 64$	512	256	170.7	128			
10	f _{SUB} ÷ 128	256	128	85.3	64			
11	$f_{SUB} \div 256$	128	64	42.7	32			

Table 18-1 Setting of LCD Frame Frequency

The matters to be attended to use LCD driver

In reset state, LCD source clock is sub clock. So, when the power is supplied, the LCD display would be flickered before the oscillation of sub clock is stabilized. It is recommended to use LCD display on after the stabilization time of sub clock is considered enough. If the LCD is reset during display, the display would be blotted by the capacity of LCD power circuit. The internal circuit for using LCD driver is shown as the following.




Figure 18-3 Internal Bias Circuit



18.3 LCD Display Memory

Display data are stored to the display data area (page 4) in the data memory.

The display datas which stored to the display data area (address 0460_{H} - 0482_{H}) are read automatically and sent to the LCD driver by the hardware. The LCD driver generates the segment signals and common signals in accordance with the display data and drive method. Therefore, display patterns can be changed by only overwriting the contents of the display data area with a program. The table look up instruction is mainly used for this overwriting.

Figure 18-4 shows the correspondence between the display data area and the SEG/COM pins. The LCD lights when the display data is "1" and turn off when "0".

The SEG data for display is controlled by RPR (RAM Paging Register).




Figure 18-4 LCD Display Memory




18.4 Control Method of LCD Driver

Initial Setting

Flow chart of initial setting is shown in Figure 18-5.

Example: Driving of LCD






Figure 18-5 Initial Setting of LCD Driver


Figure 18-6 Example of Connection COM & SEG

Display Data

Normally, display data are kept permanently in the program memory and then stored at the display data area by the table look-up instruction. This can be explained using character display with 1/4 duty LCD as an example as well as any LCD panel. The COM and SEG connections to the LCD and display data are the same as those shown is Figure 18-6. Following is showing the programming example for displaying character.

Note: When power on RESET, sub oscillation start up time is required. Enable LCD display after sub oscillation is stabilized, or LCD may occur flicker at power on time shortly.





LCD Waveform

The LCD duty can be selected by LCR register. The kinds of LCD waveforms are four totally. Among them, 1/4 duty

waveforms are shown Figure 18-7.




Figure 18-7 Example of LCD drive output



18.5 Duty and Bias Selection of LCD Driver

4 kinds of driving methods can be selected by LCDD[1:0] (bits 3 and 2 of LCD control register) and connection of BIAS pin exter-

nally. Figure 18-8 shows typical driving waveforms for LCD.).




Figure 18-8 LCD Drive Waveform (Voltage COM-SEG Pins)



19. REMOCON CARRIER GENERATOR

Note: This function is not supported in MC80X7108 and MC80X7308.

The MC80X7408 has a circuit to generate carriers for the remote controller. This circuit consists of Remocon Mode Register (RMR), Carrier Frequency High Selection (CF-HS), Carrier Frequency Low Selection (CFLS), Remocon

19.1 Remocon Signal Output Control

The output of the REMOUT pin which outputs carriers is controlled by RODR and ROB register. While the Bit-0 of RODR is "1", the REMOUT pin outputs a carrier signal generated by the remote controller carrier generator. While this Bit is "0", the output of the REMOUT pin is low.

Data High Register (RDHR), Remocon Data Low Register (RDLR), Remocon Data Counter (RDC), Remocon Output Data Register (RODR) and Remocon Output Buffer (ROB) as shown in Figure 19-1. A carrier duty and frequency are determined by the contents of these registers. A source clock input to the 6-bit counter is selected by diving the frequency of the system clock by two (main or sub clock).

The content of the ROB is automatically transferred to the RODR by an interrupt signal generated by the 8-Bit timer. The content of the RODR.0 is output to the REMOUT pin. Namely, the REMOUT pin outputs a high-level signal when the bit0 of RODR is "1" and a low-level signal when the bit0 of RODR is "0".




Figure 19-1 Remocon Carrier Generator Block Diagram






Figure 19-2 Remocon Registers

19.2 Carrier Frequency

The carrier frequency and the pulse of data are calculated by below formula. The lengths of carrier frequency and pulse of data are shown in Figure 19-3. t_H = source clock(RMR[5:4]+1) × CFHS t_L = source clock(RMR[5:4]+1) × CFLS f_C (Carrier Frequency) = 1/(t_H + t_L) t_{DH} = source clock(RMR[2:0]+1) × RDHR t_{DL} = source clock(RMR[2:0]+1) × RDLR






Figure 19-3 Carrier Frequency & Pulse of Data

The Table 19-1 shows high and low length of carrier frequency according to CFLS and CFHS. This only shows

when the source clock is selected f_{MAIN} and $f_{MAIN} \div 2^2$ at 4MHz.

Set '	Set Value Selection of PS0 Selection of PS2		Set	Value	Selectio	n of PS0	Selectio	n of PS2			
CFHS	CFLS	t _H (us)	t _L (us)	t _H (us)	t _L (us)	CFHS	CFLS	t _H (us)	t _L (us)	t _H (us)	t _L (us)
00 _H	00 _H	-	-	-	-	20 _H	20 _H	8.00	8.00	32.00	32.00
01 _H	01 _H	0.25	0.25	1.00	1.00	21 _H	21 _H	8.25	8.25	33.00	33.00
02 _H	02 _H	0.50	0.50	2.00	2.00	22 _H	22 _H	8.50	8.50	34.00	34.00
03 _H	03H	0.75	0.75	3.00	3.00	23 _H	23 _H	8.75	8.75	35.00	35.00
04 _H	04 _H	1.00	1.00	4.00	4.00	24 _H	24 _H	9.00	9.00	36.00	36.00
05 _H	05 _H	1.25	1.25	5.00	5.00	25 _H	25 _H	9.25	9.25	37.00	37.00
06 _H	06 _H	1.50	1.50	6.00	6.00	26 _H	26 _H	9.50	9.50	38.00	38.00
07 _H	07 _H	1.75	1.75	7.00	7.00	27 _H	27 _H	9.75	9.75	39.00	39.00
08 _H	08 _H	2.00	2.00	8.00	8.00	28 _H	28 _H	10.00	10.00	40.00	40.00
09 _H	09 _H	2.25	2.25	9.00	9.00	29 _H	29 _H	10.25	10.25	41.00	41.00
0A _H	0A _H	2.50	2.50	10.00	10.00	2A _H	2A _H	10.50	10.50	42.00	42.00
0B _H	0B _H	2.75	2.75	11.00	11.00	2B _H	2B _H	10.75	10.75	43.00	43.00
0C _H	0C _H	3.00	3.00	12.00	12.00	2C _H	2C _H	11.00	11.00	44.00	44.00
0D _H	0D _H	3.25	3.25	13.00	13.00	2D _H	2D _H	11.25	11.25	45.00	45.00
0E _H	0E _H	3.50	3.50	14.00	14.00	2E _H	2E _H	11.50	11.50	46.00	46.00
0F _H	0F _H	3.75	3.75	15.00	15.00	2F _H	2F _H	11.75	11.75	47.00	47.00
10 _H	10 _H	4.00	4.00	16.00	16.00	30 _H	30 _H	12.00	12.00	48.00	48.00
11 _H	11 _H	4.25	4.25	17.00	17.00	31 _H	31 _H	12.25	12.25	49.00	49.00
12 _H	12 _H	4.50	4.50	18.00	18.00	32 _H	32 _H	12.50	12.50	50.00	50.00
13 _H	13 _H	4.75	4.75	19.00	19.00	33 _H	33 _H	12.75	12.75	51.00	51.00
14 _H	14 _H	5.00	5.00	20.00	20.00	34 _H	34 _H	13.00	13.00	52.00	52.00
15 _H	15 _H	5.25	5.25	21.00	21.00	35 _H	35 _H	13.25	13.25	53.00	53.00
16 _H	16 _H	5.50	5.50	22.00	22.00	36 _H	36 _H	13.50	13.50	54.00	54.00
17 _H	17 _H	5.75	5.75	23.00	23.00	37 _H	37 _H	13.75	13.75	55.00	55.00
18 _H	18 _H	6.00	6.00	24.00	24.00	38 _H	38 _H	14.00	14.00	56.00	56.00
19 _H	19 _H	6.25	6.25	25.00	25.00	39 _H	39 _H	14.25	14.25	57.00	57.00
1A _H	1A _H	6.50	6.50	26.00	26.00	3A _H	3A _H	14.50	14.50	58.00	58.00
1B _H	1B _H	6.75	6.75	27.00	27.00	3B _H	3B _H	14.75	14.75	59.00	59.00
1C _H	1C _H	7.00	7.00	28.00	28.00	3C _H	3C _H	15.00	15.00	60.00	60.00
1D _H	1D _H	7.25	7.25	29.00	29.00	3D _H	3D _H	15.25	15.25	61.00	61.00
1E _H	1E _H	7.50	7.50	30.00	30.00	3E _H	3E _H	15.50	15.50	62.00	62.00
1F _H	1F _H	7.75	7.75	31.00	31.00	3F _H	3F _H	15.75	15.75	63.00	63.00

Table 19-1 Length of Carrier Frequency (at 4MHz)



Example:

```
Carrier Frequency = 37.8kHz, high = 8.52ms, low = 4.24ms, @4MHz
                               ;carrier clock(PS1), remocon data clock(PS5)
;carrier low(IR LED)=18*PS1(0.5us)=9us
;carrier high(IR LED)=35*PS1(0.5us)=17.5us
Rem_sig: LDM
              RMR,#0001_0010B
        LDM
              CFHS, #18
              CFLS,#35
        LDM
        CLR1 ROD0
        LDM
              R_bit,#1111_1000B
                          - ;213*5*PS5(8us)=8.52ms
;177*3*D05(00)
        LDM
              RDHR,#213
                                 ;177*3*PS5(8us)=4.248ms
              RDLR, #177
        LDM
        LDX
              #9
        CALL
              DATA
                                ;Remocon operation enable
        SET1
              RMR.6
              RMR.3
IENL.6
                                ;Remocon data pulse enable ;Remocon int.
        SET1
        SET1
Loop1:
        NOP
        CMPX
              #0
              Loop1
        BNE
Finish: CLR1
              ROD0
        CLR1
              ROB0
        RET
Data: ROL
              R bit
             Set_rob0
ROB0
        BCS
        CLR1
        RET
Set_rob0:SET1ROB0
Remocon_INT:
        CALL Data
        DEC
        RETI
```



20. UNIVERSAL ASYNCHRONOUS SERIAL INTERFACE (UART:ONLY FLASH MCU IS AVAILABLE.)

Note: This Function is in the MC80F7108/7308/7408(FLASH MCU).

The Asynchronous serial interface(UART) enables full-duplex operation wherein one byte of data after the start bit is transmitted and received. The on-chip baud rate generator dedicated to UART enables communications using a wide range of selectable

baud rates.

The UART driver consists of TXSR0, RXBR0, ASIMR0 and BRGCR0 register. Clock asynchronous serial I/O mode (UART) can be selected by ASIMR register. Figure 20-1 shows a block diagram of the serial interface (UART).




Figure 20-1 UART Block Diagram






Figure 20-2 Baud Rate Generator Block Diagram

20.1 Serial Interface Configuration

The serial interface (UART) consists of the following hardware.

Item	Configuration				
Register	Transmit shift register (TXSR0) Receive buffer register (RXBR0)				
Control register	Serial interface mode register (ASIMR0) Baudrate generator control register (BRGCR0)				

Table 20-1 Serial Interface Configuration

Transmit Shift Register (TXSR0)

This is the register for setting transmit data. Data written to TXSR0 is transmitted as serial data. When the data length is set as 7 bit, bit 0 to 6 of the data written to TXSR0 are transferred as transmit data. Writing data to TXSR0 starts the transmit operation. TXSR0 can be written by an 8 bit memory manipulation instruction. It cannot be read.

Note: Do not write to TXSR0 during a transmit operation. The same address is assigned to TXSR0 and the receive buffer register (RXBR0). A read operation reads values from RXBR0.

Receive Buffer Register (RXBR0)

This register is used to hold received data. When one byte of data is received, one byte of new received data is transferred from the receive shift register. When the data length is set as 7 bits, received data is sent to bits 0 to 6 of RXBR0. In this case, the MSB of RXBR0 always becomes 0. RXBR0 can be read by an 8 bit memory manipulation instruction. It cannot be written.

Note: The same address is assigned to RXBR0 and the tansmit shift register (TXSR0). During a write operation, values are written to TXSR0.

Asynchronous serial interface mode control register (ASIMR0)

This is an 8 bit register that controls serial interface (UART)'s serial transfer operation. ASIMR0 is set by a 1 bit or 8 bit memory manipulation instruction.

Baud rate generator control register (BRGCR)

This register sets the serial clock for serial interface. BRGCR0 is set by an 8 bit memory manipulation instruction.






Figure 20-3 Asynchronous Serial Interface Mode & Status Register






Figure 20-4 Baud Rate Generator Control Register, Receive Buffer Register, Transmit shift Register



20.2 Relationship between main clock and baud rate

The transmit/receive clock that is used to generate the baud rate is obtained by dividing the main system clock. Transmit/Receive clock generation for baud rate is made by using main system clock which is divided.

The baud rate generated from the main system clock is determined according to the following formula

$$BaudRate = \frac{fx}{2^{n+1}(K+16)}$$

- fx : main system clock oscillation frequency - n : value set via TPS0 to TPS1(1 \leq n \leq 7) - k : value set via MDL0 to MDL3 (0 \leq n \leq 14)

Baud Rate	f _X = 11.0592M		f _X = 8.0	ООМ	f _X = 7.37	728M	f _X = 6.0	ОМ	f _X = 5.	00M	f _X = 4.1	1943
(bps)	BRGCR	Err (%)	BRGCR	Err (%)	BRGCR	Err (%)	BRGCR	Err (%)	BRGCR	Err (%)	BRGCR	Err (%)
600	-	1	-	İ	-	ı	-	-	-	-	7BH	1.14
1,200	-	ı	7AH	0.16	78H	0.00	73H	2.79	70H	1.73	6BH	1.14
2,400	72H	0.00	6AH	0.16	68H	0.00	63H	2.79	60H	1.73	5BH	1.14
4,800	62H	0.00	5AH	0.16	58H	0.00	53H	2.79	50H	1.73	4BH	1.14
9,600	52H	0.00	4AH	0.16	48H	0.00	43H	2.79	40H	1.73	3BH	1.14
19,200	42H	0.00	3AH	0.16	38H	0.00	33H	2.79	30H	1.73	2BH	1.14
31,250	36H	0.52	30H	0.00	2DH	1.70	28H	0.00	24H	0.00	21H	-1.30
38,400	32H	0.00	2AH	0.16	28H	0.00	23H	2.79	20H	1.73	1BH	1.14
76,800	22H	0.00	1AH	0.16	18H	0.00	13H	2.79	10H	1.73	-	-
115,200	18H	0.00	11H	2.12	10H	0.00	-	-	-	-	-	-

Table 20-2 Relationship Between Main Clock and Baud Rate



21. OPERATION MODE

The system clock controller starts or stops the main frequency clock oscillator, which is controlled by system clock mode register (SCMR). Figure 21-1 shows the operating mode transition diagram.

System clock control is performed by the system clock mode register (SCMR). During reset, this register is initialized to "0" so that the main-clock operating mode is selected.

Main Active mode

This mode is fast-frequency operating mode. The CPU and

the peripheral hardwares are operated on the high-frequency clock. At reset release, this mode is invoked.

SLEEP mode

In this mode, the CPU clock stops while peripherals and the oscillation source continue to operate normally.

STOP mode

In this mode, the system operations are all stopped, holding the internal states valid immediately before the stop at the low power consumption level.




Figure 21-1 Operating Mode

21.1 Operation Mode Switching

Shifting from the Normal operation to the SLEEP mode

By writing "0F_H" into SSCR which will be explained in "22.1 SLEEP Mode" on page 97, the CPU clock stops and the SLEEP mode is invoked. The CPU stops while other peripherals are operate normally.

The way of release from this mode is RESET and all available interrupts.

For more detail, See "22.1 SLEEP Mode" on page 97

Shifting from the Normal operation to the STOP mode

By writing "5A_H" into SSCR and then executing STOP instruction, the main-frequency clock oscillation stops and the STOP mode is invoked. But sub-frequency clock oscillation is operated continuously.

After the STOP operation is released by reset, the operation mode is changed to Main active mode.

The methods of release are RESET, Key scan interrupt, Watch Timer interrupt, Timer/Event counter1 (EC0 pin) and External Interrupt.

For more details, see "22.2 STOP Mode" on page 98.

Note: In the STOP and SLEEP operating modes, the power consumption by the oscillator and the internal hardware is reduced. However, the power for the pin interface (depending on external circuitry and program) is not directly associated with the low-power consumption operation. This must be considered in system design as well as interface circuit design.



22. POWER DOWN OPERATION

MC80X7108/7308/7408 have 2 power down mode. In power down mode, power consumption is reduced considerably in Battery operation that Battery life can be extended a lot.

22.1 SLEEP Mode

In this mode, the internal oscillation circuits remain active.

Oscillation continues and peripherals are operate normally but CPU stops. The status of all Peripherals in this mode is shown in Table 22-1. Sleep mode is entered by writing " $0F_H$ " into SSCR (address $0E9_H$).

It is released by RESET or all interrupt. To be released by interrupt, interrupt should be enabled before Sleep mode.

Sleep mode is entered by writing " $0F_H$ " into Stop and Sleep Control Register(SSCR), and STOP mode is entered by writing " $5A_H$ " into SSCR and then executing STOP instruction.




Figure 22-1 SLEEP Mode Register




Figure 22-2 Sleep Mode Release Timing by External Interrupt






Figure 22-3 SLEEP Mode Release Timing by RESET pin

22.2 STOP Mode

For applications where power consumption is a critical factor, this device provides STOP mode for reducing power consumption.

Start The Stop Operation

The STOP mode can be entered by STOP instruction during program execution. In Stop mode, the on-chip main-

frequency oscillator, system clock, and peripheral clock are stopped (Watch timer clock is oscillating continuously:. With the clock frozen, all functions are stopped, but the on-chip RAM and Control registers are held. The port pins output the values held by their respective port data register and the port direction registers. The status of peripherals during Stop mode is shown below.

Peripheral	STOP Mode	Sleep Mode
CPU	All CPU operations are disabled	All CPU operations are disabled
RAM	Retain	Retain
LCD driver	Operates continuously	Operates continuously
Basic Interval Timer	Halted	Operates continuously
Timer/Event counter 0,1	Halted (Only when the Event counter mode is enabled, Timer 0,1 operates normally)	Timer/Event counter 0,1 operates continuously
Watch Timer	Operates continuously	Operates continuously
Key Scan	Active	Active
Main-oscillation	Stop (X _{IN} =L, X _{OUT} =L)	Oscillation ¹
Sub-oscillation	Oscillation	Oscillation
I/O ports	Retain	Retain
Control Registers	Retain	Retain
Release method	by RESET, Key Scan interrupt, Watch Timer interrupt, Timer interrupt (EC0), and External interrupt	by RESET, All interrupts

Table 22-1 Peripheral Operation during Power Down Mode



1. Refer to the Table 22-2.

Operating Clock source	Main Operating Mode	Main Sleep Mode	Stop Mode
Main Clock	Oscillation	Oscillation	Stop
Sub Clock	Oscillation	Oscillation	Oscillation
System Clock	Active	Stop	Stop
Peri. Clock	Active	Active	Stop ¹

Table 22-2 Clock Operation of STOP and SLEEP mode

1. Except watch timer(sub clock) and voltage booster

Note: Since the X_{IN} pin is connected internally to GND to avoid current leakage due to the crystal oscillator in STOP mode, do not use STOP instruction when an external clock is used as the main system clock.

In the Stop mode of operation, V_{DD} can be reduced to minimize power consumption. Be careful, however, that V_{DD} is not reduced before the Stop mode is invoked, and that V_{DD} is restored to its normal operating level before the Stop mode is terminated.

The reset should not be activated before V_{DD} is restored to its normal operating level, and must be held active long enough to allow the oscillator to restart and stabilize. And after STOP instruction, at least two or more NOP instruction should be written as shown in example below.

Example)

```
:
LDM CKCTLR,#0000_1111B
STOP
NOP
NOP
```

The Interval Timer Register CKCTLR should be initialized by software in order that oscillation stabilization time should be longer than 20ms before STOP mode.

Release the STOP mode

The exit from STOP mode is using hardware reset or external interrupt, watch timer, key scan or timer interrupt (EC0).

To release STOP mode, corresponding interrupt should be enabled before STOP mode.

Specially as a clock source of Timer/Event counter, EC0 pin can release it by Timer/Event counter Interrupt request.

Reset redefines all the control registers but does not change the on-chip RAM. External interrupts allow both on-chip RAM and Control registers to retain their values.

Start-up is performed to acquire the time for stabilizing oscillation. During the start-up, the internal operations are all stopped.






Figure 22-4 STOP Mode Release Timing by External Interrupt




Figure 22-5 STOP Mode Release Timing by RESET



Minimizing Current Consumption

The Stop mode is designed to reduce power consumption. To minimize current drawn during Stop mode, the user should turn-off output drivers that are sourcing or sinking current, if it is practical.


Note: In the STOP operation, the power dissipation associated with the oscillator and the internal hardware is lowered; however, the power dissipation associated with the pin interface (depending on the external circuitry and program) is not directly determined by the hardware operation of the STOP feature. This point should be little current flows when the input level is stable at the power voltage level (V_{DD}/V_{SS}); however, when the input level becomes higher than the power voltage level (by approximately 0.3V), a current begins to flow. Therefore, if cutting off the output transistor at an I/O port puts the pin signal into the high-impedance state, a current flow across the ports input transistor, requiring it to fix the level by pull-up or other means.

It should be set properly that current flow through port doesn't exist.

First consider the setting to input mode. Be sure that there is no current flow after considering its relationship with external circuit. In input mode, the pin impedance viewing from external MCU is very high that the current doesn't flow.

But input voltage level should be V_{SS} or V_{DD} . Be careful that if unspecified voltage, i.e. if uniformed voltage level (not V_{SS} or V_{DD}) is applied to input pin, there can be little current (max. 1mA at around 2V) flow.

If it is not appropriate to set as an input mode, then set to output mode considering there is no current flow. Setting to High or Low is decided considering its relationship with external circuit. For example, if there is external pull-up resistor then it is set to output mode, i.e. to High, and if there is external pull-down resistor, it is set to low.







Figure 22-6 Application Example of Unused Input Port






Figure 22-7 Application Example of Unused Output Port



23. OSCILLATOR CIRCUIT

The MC80X7108/7308/7408 have three oscillation circuits internally. X_{IN} and X_{OUT} are input and output for main frequency and SX_{IN} and SX_{OUT} are input and output

for sub frequency, respectively, inverting amplifier which can be configured for being used as an on-chip oscillator, as shown in Figure 23-1.




Figure 23-1 Oscillation Circuit

Oscillation circuit is designed to be used either with a ceramic resonator or crystal oscillator. Since each crystal and ceramic resonator have their own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.

In addition, see Figure 23-2 for the layout of the crystal.

Note: Minimize the wiring length. Do not allow the wiring to intersect with other signal conductors. Do not allow the wiring to come near changing high current. Set the potential of the grounding position of the oscillator capacitor to that of Vss. Do not ground it to any ground pattern where high current is present. Do not fetch signals from the oscillator.




Figure 23-2 Layout of Oscillator PCB circuit



24. RESET

The MC80X7108/7308/7408 have two types of reset generation procedures; one is an external reset input, the other

On-chip Hardw	Initial Value	
Program counter	(PC)	(FFFF _H) - (FFFE _H)
RAM page register	(RPR)	0
G-flag	(G)	0
Operation mode		Main-frequency clock

is a watch-dog timer reset. Table 24-1 shows on-chip hardware initialization by reset action.

On-chip Hardware	Initial Value
Peripheral clock	On
PFD	Disable
Control registers	Refer to Table 8-1 on page 33
Voltage Booster	Disable

Table 24-1 Initializing Internal Status by Reset Action

24.1 External Reset Input

The reset input is the RESET pin, which is the input to a Schmitt Trigger. A reset accomplished by holding the RESET pin to low for at least 8 oscillator periods, within the operating voltage range and oscillation stable, it is applied, and the internal state is initialized. After reset, 65.5ms (at 4MHz) and 7 oscillator periods are required to start execution as shown in Figure 24-2.

Internal RAM is not affected by reset. When V_{DD} is turned on, the RAM content is indeterminate. Therefore, this RAM should be initialized before read or tested it.

When the \overline{RESET} pin input goes to high, the reset operation is released and the program execution starts at the vector address stored at FFFE_H - FFFF_H.

A connection for normal power-on-reset is shown in Figure 24-1.




Figure 24-1 Normal Power-on-Reset Circuit




Figure 24-2 Timing Diagram of RESET

24.2 Watchdog Timer Reset

Refer to "14. WATCH DOG TIMER" on page 66.



25. POWER FAIL DETECTOR (Scope: V_{DD}=3.4V to 5.5V, V_{SS}=0V)

The MC80X7108/7308/7408 have an on-chip power fail detection circuitry to immunize against power noise. A configuration register, PFDR, can enable or disable the power fail detect circuitry. Whenever V_{DD} falls close to or below power fail voltage level for 100ns, the power fail situation may reset or freeze MCU according to PFDMS bits of PFDR. Refer to "Figure 25-1 power fail Detector Reg-

ister" on page 104. In the in-circuit emulator, power fail function is not implemented and user can not experience with it. Therefore, after final development of user program, this function may be experienced or evaluated.

Also this function is only operated more operating voltage than 3.4V.




Figure 25-1 power fail Detector Register




Figure 25-2 Power Fail Detector Situations






Figure 25-3 Example Flow of Reset flow by Power fail



26. LOW VOLTAGE DETECTOR (LVD)

An on board voltage comparator checks that V_{DD} is at the required level to ensure correct operation of the device. If V_{DD} is below a certain level, Low voltage detector forces the device into low voltage detection mode.

In the low voltage detection mode, there is no power consumption except stop current, stop mode release function is disabled. All I/O port is configured as input mode and

data memory is retained until voltage through external capacitor is worn out.

Reset signal result from new battery(normally 3V) wakes the low voltage detection mode and come into normal reset state. it depends on user whether to execute RAM clear routine or not.





Figure 26-1 LVD Detection and Release Timing Diagram



27. EMULATOR EVA. BOARD SETTING





DIP Switch and VR Setting

Before execute the user program, keep in your mind the below configuration

DIP S/W	V, VR	Description	ON/OFF Setting
SW1	-	Emulator Reset Switch. Reset the Emulator.	Reset the Emulator.
	1 2	ADC voltage is supplied from EVA B/D voltage. ADC voltage is supplied from Target (User POD pin) voltage. SW2 ADC PWR USER SEL. VCC T_VCC WESER XOUT OFF ON	SW2-1 must be OFF position. SW2-2 must be OFF position.
SW2	3	POD RESET pin configuration SW2-3 Chip RESET pin	Normally OFF. EVA. chip can be reset by external user target board. ON: Reset is available by either user target system board or Emulator RESET switch. OFF: Reset the MCU by Emulator RESET switch. Does not work from user target board.
	4	POD XOUT pin configuration SW2-3 EVA. Chip Oscillator	Normally OFF. MCU XOUT pin is disconnected internally in the Emulator. Some circumstance user may connect this circuit. ON: Output XOUT signal OFF: Disconnect circuit
SW3	1	This switch selects Eva. B/D Power supply source. MDS POWER SEL USER USER Use MDS Power Use User's Power	Normally MDS . This switch select Eva. B/D Power supply source.



DIP S/W	V, VR	Description	ON/OFF Setting
SW4	1 2 3 4 5	External Bias Resistors Connection SW4(Booster Mode) OFF ON OFF ON SW4(External Divide Mode) OFF ON ON ON OFF ON ON ON OFF ON ON ON OFF ON ON OFF ON ON ON ON OFF ON ON ON ON ON ON ON ON ON OFF ON	Must be ON position. It serves the external bias resistors. If this switches are turned off, LCD bias voltage does not supplied, floated because there are no internal bias resistors and bias Tr. inside the Emulator.
VR1	-	External Driver Mode : Adjust the LCD contrast. It supply bias voltage and adjust the VCL1 voltage. EVA. Chip Internal BIAS VCL2 VCL1 SW4-1 SW4-2 350kΩ × 2 VCL0 350kΩ × 3 SW4-4 External Resistor and Capacitor	Adjust the proper position as well as LCD display good.



DIP S/W, VR	Description	ON/OFF Setting		
VR2 -	Internal boost mode : Adjust the LCD contrast. It supply bias voltage and adjust the VCL1 voltage. EVA. Chip Internal BIAS VCL2 VCL1 VCL0 Adjust Contrast VR2 1MΩ	Adjust the proper position as well as LCD display good.		



28. FLASH PROGRAMMING SPEC.

28.1 FLASH Configuration Byte

Except the user program memory, there is configuration byte(address $20FF_H$) for the selection of program lock and RC oscillation. The configuration byte of FLASH is shown as Figure 28-1. It could be served when user use the FLASH programmer.




Figure 28-1 The FLASH Configuration Byte

28.2 FLASH Programming

The MC80F7108/7308/7408 are a FLASH microcontroller. Its internal user memory is constructed with FLASH ROM.

The FLASH microcontroller is generally used for chip evaluation, first production, small amount production, fast mass production, etc.

Blank FLASH's internal memory is filled by 00_H, not FF_H.

Note: In any case, you have to use the *.OTP file for programming, not the *.HEX file. After assemble, both OTP and HEX file are generated by automatically. The HEX file is used during program emulation on the emulator.

How to Program

To program the FLASH devices, user can use ABOV own programmer.

ABOV own programmer list

Manufacturer: ABOV Semiconductor Programmer:

Choice-Sigma II StandAlone-Gang4 I/II PGM-plus II(+socket)/III

The Choice-Sigma is a ABOV Universal Single Programmer for all of ABOV FLASH/OTP devices, also the StandAlone-Gang4 can program four FLASH/OTPs at once for ABOV device.

Ask to ABOV sales part for purchasing or more detail.

Programming Procedure

- **1.** Select device MC80F7108Q/L, MC80F7308K, MC80F7408Q/L you want.
- **2.** Load the *.OTP file from the PC. The file is composed of Motorola-S1 format.
- **3.** Set the programming address range as below table.

Address	Set Value
Buffer start address	E000 _H
Buffer end address	FFFF _H
Device start address	E000 _H

- **4.** Mount the socket adapter on the programmer.
- 5. Start program/verify.



29. IN-SYSTEM PROGRAMMING (ISP:ONLY FLASH MCU IS AVAILABLE.)

29.1 Getting Started / Installation

The In-System Programming (ISP) is performed without removing the microcontroller from the system. The In-System Programming(ISP) facility consists of a series of internal hardware resources coupled with internal firmware through the serial port. The In-System Programming (ISP) facility has made in-circuit programming in an embedded application possible with a minimum of additional expense in components and circuit board area.

The following section details the procedure for accomplishing the installation procedure.

- 1. Power off a target system.
- 2. Configure a target system as ISP mode.

Refer to "29.3 Hardware Conditions to Enter the ISP Mode"

on page 114.

- 3. Attach a ISP B/D into a target system.
- 4. Connect the serial (RS-232C) cable between a ISP board and available serial port of your PC.
- **5. Run the ABOV ISP software.**Download the ISP S/W from www.abov.co.kr.
 Unzip the download file and run ISP 800.exe.
- 6. Select a COM port and a device in the ISP software.
- 7. Power on a target system.
- 8. Excute ISP command such as read, program, auto, ... by pressing buttons on the ISP software.




Figure 29-1 ISP software



29.2 Basic ISP S/W Information

The Figure 29-1 is the ISP software based on Windows $^{\rm TM}$. This software is only supporting devices with UART. Main feature is automatically to search baudrates in range

Table 29-2. In case of not detecting its baudrates an user manually have to select specific baudrates.

Function	Description
Load File	Load the data from the selected file storage into the memory buffer.
Save File	Save the current data in your memory buffer to a disk storage by using the Motorola HEX format.
Blank Check	Verify whether or not a device is in an erased or un-programmed state.
Program	This button enables you to place new data from the memory buffer into the target device.
Read	Read the data in the target MCU into the buffer for examination. The checksum will be displayed on the checksum box.
Verify	Assures that data in the device matches data in the memory buffer. If your device is secured, a verification error is detected.
Erase ¹	Erase the data in your target MCU before programming it.
Option Selection	Set the configuration data of target MCU. The security locking is set with this button.
Option Write	Progam the configuration data of target MCU. The security locking is performed with this button.
AUTO	Following sequence is performed ; 1.Erase 2.Program 3.Verify 4.Option Write
Edit Buffer	Modify the data in the selected address in your buffer memory
Fill Buffer	Fill the selected area with a data.
Goto	Display the selected page.
Detected System OSC.	Display user system clock which is detected in Auto baud rate mode.
Start	Starting address
End	End address
Checksum	Display the checksum(Hexdecimal) after reading the target device.
COM Port	Select a serial port.
Selected OSC ² .	Specify your target oscillator value with discarding below point in ACK mode only.
Select Device	Select a target mcu. User can select mode between auto baud rate and ACK. For example, MC80F0324 supports both mode. Select MC80F0324 for auto baud and MC80F0324_ACK for ACK mode.

Table 29-1 ISP Function Description


- 1. MCU configuration value is erased after erase operation. It must be configured to match with user target board. Otherwise, it is failed to enter ISP mode, or its operation is not desirable.
- 2. For MC80F0204/ MC80F0316 devices, if the user selected OSC. configuration is not matched with user target board, the ISP operation is also failed. Careful attention is needed during configuring OSC. type.



29.3 Hardware Conditions to Enter the ISP Mode

The boot loader can be executed by holding \overline{ALE} high, \overline{RE} - \overline{SET}/V_{PP} as +9V, and ACLK0(optional) with OSC. 1.8432MHz. The ISP function uses following pins: TxD0, RxD0, ALEB, ACLK0(optional) and \overline{RESET}/V_{PP} .

But ACLK0(ACK mode) is not supported at MC80F7108/7308/7408.



- 1. If other signals affect UART communiction in ISP mode, disconnect these pins by using a jumper or a switch.
- 2. The ALE can be shared with other function. Toggle between ISP and user mode.

Caution: The ALE is only used for the ISP entry, connecting the ALE to V_{SS} into user mode is more effective than connecting it to V_{DD} to prevent malfunction(entering ISP mode) by noise.

If the V_{PP} is changed from 0 to 9V(@Vdd=5V) by a noise, the ISP mode could be enabled.

Please make the ALE low to prevent unexpected entering the ISP mode from the user mode.

- 3. The pull down resister is optional. If user set to ISP Mode without connection ISP board, the Vpp/Reset Port is in floating state. The pull down resistor is for blocking this undefined state.
 - Do not power on a application B/D in ISP mode without connecting a ISP board.
- 4. Refer to the section 29.4 explaining the auto baudrate. ACK mode is not supported at MC80F7108/7308/7408.

Figure 29-2 ISP Configuration



29.4 Sequence to enter ISP mode/user mode

Sequence to enter ISP mode from user mode

- 1. Power off a target system.
- 2. Configure a target system as ISP mode.
- 3. Attach a ISP B/D into a target system.
- 4. Power on a target system.

Sequence to enter user mode from ISP mode.

- 1. Close the ISP S/W.
- 2. Power off a target system.
- 3. Configure a target system as user mode
- 4. Detach a ISP B/D from a target system.




Figure 29-3 Timing diagram to enter the ISP mode

29.5 Difference between auto baud rate and ACK mode

Auto Baud Rate Mode

The ISP S/W detects user system clock and MCU configure a baud rate automatically. <u>Do not need to connect the ACK pin of target MCU to ISP B/D.</u>

ACK mode (No Use)

If the ISP S/W can not detect user system clock, users have to enter a user system clock. This mode is only used when failed to detect user system clock automatically.

Note: Need to connect the ACK pin to ISP B/D.

The mode supported with devices is shown in Table 29-2 .

	Auto Baud Rate mode	ACK mode
MC80F0204	-	0
MC80F0224	0	0
MC80F0448	0	0
MC80F7108 MC80F7208 MC80F7308 MC80F7408	0	-
MC80F7532 MC80F7632	0	0

Table 29-2 Supported modes according to devices

Reference Frequency (MHz)	Available Frequency(MHz)	57600 BPS	19200 BPS
1.8432	1.79 ~ 1.89		0
1.9968	1.94 ~ 2.05		0
3.0720	2.98 ~ 3.16		0
3.5328	3.43 ~ 3.63		0
3.6864	3.58 ~ 3.79	0	
3.9168	3.80 ~ 4.03	0	
4.1472	4.03 ~ 4.27	0	
4.6080	4.47 ~ 4.74	0	
5.0688	4.92 ~ 5.22	0	
5.5296	5.37 ~ 5.69	0	
5.9904	5.81 ~ 6.17	0	
6.4512	6.26 ~ 6.64	0	
6.9120	6.71 ~ 7.11	0	
7.8336	7.60 ~ 8.06	0	
8.7552	8.50 ~ 9.01	0	
9.2160	8.94 ~ 9.49	0	
10.1376	9.84 ~ 10.44	0	
11.0592	10.73 ~ 11.39	0	
11.9808	11.63 ~ 12.34	0	
15.6672	15.20 ~ 16.13	0	

Table 29-3 Detected frequency in Auto Baud Rate mode



29.6 Reference ISP Circuit Diagram and ABOV Supplied ISP Board

The ISP software and hardware circuit diagram are provided at www.abov.co.kr . To get a ISP B/D, contact to sales department. The following circuit diagram is for reference use.




Figure 29-4 ISP Board




Figure 29-5 Reference ISP Circuit Diagram

APPENDIX



A. INSTRUCTION

A.1 Terminology List

Terminology	Description
А	Accumulator
X	X - register
Υ	Y - register
PSW	Program Status Word
#imm	8-bit Immediate data
dp	Direct Page Offset Address
!abs	Absolute Address
[]	Indirect expression
{}	Register Indirect expression
{}+	Register Indirect expression, after that, Register auto-increment
.bit	Bit Position
A.bit	Bit Position of Accumulator
dp.bit	Bit Position of Direct Page Memory
M.bit	Bit Position of Memory Data (000H~0FFFH)
rel	Relative Addressing Data
upage	U-page (0FF00 _H ~0FFFF _H) Offset Address
n	Table CALL Number (0~15)
+	Addition
х	Upper Nibble Expression in Opcode → Bit Position
у	Upper Nibble Expression in Opcode → Bit Position
_	Subtraction
×	Multiplication
1	Division
()	Contents Expression
٨	AND
V	OR
0	Exclusive OR
~	NOT
←	Assignment / Transfer / Shift Left
\rightarrow	Shift Right
\leftrightarrow	Exchange
=	Equal
≠	Not Equal



A.2 Instruction Map

LOW HIGH	00000	00001 01	00010 02	00011 03	00100 04	00101 05	00110 06	00111 07	01000 08	01001 09	01010 0A	01011 0B	01100 0C	01101 0D	01110 0E	01111 0F
000	-	SET1 dp.bit	BBS A.bit,rel	BBS dp.bit,r el	ADC #imm	ADC dp	ADC dp+X	ADC !abs	ASL A	ASL dp	TCALL 0	SETA1	BIT dp	POP A	PUSH A	BRK
001	CLRC				SBC #imm	SBC dp	SBC dp+X	SBC !abs	ROL A	ROL dp	TCALL 2	CLRA1 .bit	COM dp	POP X	PUSH X	BRA rel
010	CLRG				CMP #imm	CMP dp	CMP dp+X	CMP !abs	LSR A	LSR dp	TCALL 4	NOT1 M.bit	TST dp	POP Y	PUSH Y	PCALL Upage
011	DI				OR #imm	OR dp	OR dp+X	OR !abs	ROR A	ROR dp	TCALL 6	OR1 OR1B	CMPX dp	POP PSW	PUSH PSW	RET
100	CLRV				AND #imm	AND dp	AND dp+X	AND !abs	INC A	INC dp	TCALL 8	AND1 AND1B	CMPY dp	CBNE dp+X	TXSP	INC X
101	SETC				EOR #imm	EOR dp	EOR dp+X	EOR !abs	DEC A	DEC dp	TCALL 10	EOR1 EOR1B	DBNE dp	XMA dp+X	TSPX	DEC X
110	SETG				LDA #imm	LDA dp	LDA dp+X	LDA !abs	TXA	LDY dp	TCALL 12	LDC LDCB	LDX dp	LDX dp+Y	XCN	DAS
111	EI				LDM dp,#im m	STA dp	STA dp+X	STA !abs	TAX	STY dp	TCALL 14	STC M.bit	STX dp	STX dp+Y	XAX	STOP

LOW HIGH	10000 10	10001 11	10010 12	10011 13	10100 14	10101 15	10110 16	10111 17	11000 18	11001 19	11010 1A	11011 1B	11100 1C	11101 1D	11110 1E	11111 1F
000	BPL rel	CLR1 dp.bit	BBC A.bit,rel	BBC dp.bit,r el	ADC {X}	ADC !abs+Y	ADC [dp+X]	ADC [dp]+Y	ASL !abs	ASL dp+X	TCALL 1	JMP !abs	BIT !abs	ADDW dp	LDX #imm	JMP [!abs]
001	BVC rel				SBC {X}	SBC !abs+Y	SBC [dp+X]	SBC [dp]+Y	ROL !abs	ROL dp+X	TCALL 3	CALL !abs	TEST !abs	SUBW dp	LDY #imm	JMP [dp]
010	BCC rel				CMP {X}	CMP !abs+Y	CMP [dp+X]	CMP [dp]+Y	LSR !abs	LSR dp+X	TCALL 5	MUL	TCLR1	CMPW dp	CMPX #imm	CALL [dp]
011	BNE rel				OR {X}	OR !abs+Y	OR [dp+X]	OR [dp]+Y	ROR !abs	ROR dp+X	TCALL 7	DBNE Y	CMPX !abs	LDYA dp	CMPY #imm	RETI
100	BMI rel				AND {X}	AND !abs+Y	AND [dp+X]	AND [dp]+Y	INC !abs	INC dp+X	TCALL 9	DIV	CMPY !abs	INCW dp	INC Y	TAY
101	BVS rel				EOR {X}	EOR !abs+Y	EOR [dp+X]	EOR [dp]+Y	DEC !abs	DEC dp+X	TCALL 11	XMA {X}	XMA dp	DECW dp	DEC Y	TYA
110	BCS rel				LDA {X}	LDA !abs+Y	LDA [dp+X]	LDA [dp]+Y	LDY !abs	LDY dp+X	TCALL 13	LDA {X}+	LDX !abs	STYA dp	XAY	DAA
111	BEQ rel				STA {X}	STA !abs+Y	STA [dp+X]	STA [dp]+Y	STY !abs	STY dp+X	TCALL 15	STA {X}+	STX !abs	CBNE dp	XYX	NOP



A.3 Instruction Set

Arithmetic / Logic Operation

No.	Mnemonic	Op Code	Byte No	Cycle No	Operation	Flag NVGBHIZC
1	ADC #imm	04	2	2	Add with carry.	
2	ADC dp	05	2	3	A ← (A) + (M) + C	
3	ADC dp + X	06	2	4		
4	ADC !abs	07	3	4		NVH-ZC
5	ADC !abs + Y	15	3	5		
6	ADC [dp + X]	16	2	6		
7	ADC [dp]+Y	17	2	6		
8	ADC {X}	14	1	3		
9	AND #imm	84	2	2	Logical AND	
10	AND dp	85	2	3	$A \leftarrow (A) \land (M)$	
11	AND dp + X	86	2	4		
12	AND !abs	87	3	4		NZ-
13	AND !abs + Y	95	3	5		
14	AND [dp + X]	96	2	6		
15	AND [dp]+Y	97	2	6		
16	AND {X}	94	1	3		
17	ASL A	08	1	2		
18	ASL dp	09	2	4	Arithmetic shift left	NZC
19	ASL dp + X	19	2	5	C 7 6 5 4 3 2 1 0 ← ← ← ← ← ← ← ← ← "0"	
20	ASL !abs	18	3	5		
21	CMP #imm	44	2	2		
22	CMP dp	45	2	3		
23	CMP dp + X	46	2	4		
24	CMP !abs	47	3	4	Compare accumulator contents with memory contents	NZC
25	CMP !abs + Y	55	3	5	(A) - (M)	
26	CMP [dp + X]	56	2	6		
27	CMP [dp]+Y	57	2	6		
28	CMP {X}	54	1	3		
29	CMPX #imm	5E	2	2	Compare X contents with memory contents	
30	CMPX dp	6C	2	3	(X)-(M)	NZC
31	CMPX !abs	7C	3	4		
32	CMPY #imm	7E	2	2	Compare Y contents with memory contents	
33	CMPY dp	8C	2	3	(Y)-(M)	NZC
34	CMPY !abs	9C	3	4		
35	COM dp	2C	2	4	1'S Complement : (dp) ← ~(dp)	NZ-
36	DAA	DF	1	3	Decimal adjust for addition	NZC
37	DAS	CF	1	3	Decimal adjust for subtraction	NZC



No.	Mnemonic	Op Code	Byte No	Cycle No	Operation	Flag NVGBHIZC
38	DEC A	A8	1	2	Decrement	NZ-
39	DEC dp	A9	2	4	M ← (M) - 1	NZ-
40	DEC dp + X	В9	2	5		NZ-
41	DEC !abs	В8	3	5		NZ-
42	DEC X	AF	1	2		NZ-
43	DEC Y	BE	1	2		NZ-
44	DIV	9B	1	12	Divide: YA / X Q: A, R: Y	NVH-Z-
45	EOR #imm	A4	2	2	Exclusive OR	
46	EOR dp	A5	2	3	A ← (A)⊕(M)	
47	EOR dp + X	A6	2	4		
48	EOR !abs	A7	3	4		NZ-
49	EOR !abs + Y	B5	3	5		
50	EOR [dp+X]	В6	2	6		
51	EOR [dp]+Y	B7	2	6		
52	EOR {X}	B4	1	3		
53	INC A	88	1	2	Increment	NZC
54	INC dp	89	2	4	M ← (M)+1	NZ-
55	INC dp + X	99	2	5		NZ-
56	INC !abs	98	3	5		NZ-
57	INC X	8F	1	2		NZ-
58	INC Y	9E	1	2		NZ-
59	LSR A	48	1	2	Lawical shift sight	
60	LSR dp	49	2	4	Logical shift right	NZC
61	LSR dp + X	59	2	5	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	
62	LSR !abs	58	3	5		
63	MUL	5B	1	9	Multiply: $YA \leftarrow Y \times A$	NZ-
64	OR #imm	64	2	2	Logical OR	
65	OR dp	65	2	3	$A \leftarrow (A) \vee (M)$	
66	OR dp + X	66	2	4		
67	OR !abs	67	3	4		NZ-
68	OR !abs + Y	75	3	5		
69	OR [dp + X]	76	2	6		
70	OR [dp]+Y	77	2	6		
71	OR {X}	74	1	3		
72	ROL A	28	1	2	Detete left through Corm	
73	ROL dp	29	2	4	Rotate left through Carry C 7 6 5 4 3 2 1 0	NZC
74	ROL dp + X	39	2	5		
75	ROL !abs	38	3	5		



No.	Mnemonic	Op Code	Byte No	Cycle No	Operation	Flag NVGBHIZC
76	ROR A	68	1	2	Rotate right through Carry	
77	ROR dp	69	2	4	7 6 5 4 3 2 1 0 C	NZC
78	ROR dp + X	79	2	5	→ →→→→→→ – □ –	
79	ROR !abs	78	3	5		
80	SBC #imm	24	2	2	Subtract with Carry	
81	SBC dp	25	2	3	A ← (A)-(M)-~(C)	
82	SBC dp + X	26	2	4		
83	SBC !abs	27	3	4		NVHZC
84	SBC !abs + Y	35	3	5		
85	SBC [dp + X]	36	2	6		
86	SBC [dp]+Y	37	2	6		
87	SBC {X}	34	1	3		
88	TST dp	4C	2	3	Test memory contents for negative or zero, (dp) - $00_{\mbox{\scriptsize H}}$	NZ-
89	XCN	CE	1	5	Exchange nibbles within the accumulator $A_7{^\sim}A_4 \leftrightarrow A_3{^\sim}A_0$	NZ-



Register / Memory Operation

No.	Mnemonic	Op Code	Byte No	Cycle No	Operation	Flag NVGBHIZC
1	LDA #imm	C4	2	2	Load accumulator	
2	LDA dp	C5	2	3	A ← (M)	
3	LDA dp + X	C6	2	4		
4	LDA !abs	C7	3	4		
5	LDA !abs + Y	D5	3	5		NZ-
6	LDA [dp + X]	D6	2	6		
7	LDA [dp]+Y	D7	2	6		
8	LDA {X}	D4	1	3		
9	LDA {X}+	DB	1	4	X- register auto-increment : A \leftarrow (M) , X \leftarrow X + 1	
10	LDM dp,#imm	E4	3	5	Load memory with immediate data : (M) ← imm	
11	LDX #imm	1E	2	2	Load X-register	
12	LDX dp	СС	2	3	X ← (M)	NZ-
13	LDX dp + Y	CD	2	4		
14	LDX !abs	DC	3	4		
15	LDY #imm	3E	2	2	Load Y-register	
16	LDY dp	C9	2	3	Y ← (M)	NZ-
17	LDY dp + X	D9	2	4		
18	LDY !abs	D8	3	4		
19	STA dp	E5	2	4	Store accumulator contents in memory	
20	STA dp + X	E6	2	5	(M) ← A	
21	STA !abs	E7	3	5		
22	STA !abs + Y	F5	3	6		
23	STA [dp+X]	F6	2	7		
24	STA [dp]+Y	F7	2	7		
25	STA {X}	F4	1	4		
26	STA {X}+	FB	1	4	X- register auto-increment : (M) \leftarrow A, X \leftarrow X + 1	
27	STX dp	EC	2	4	Store X-register contents in memory	
28	STX dp + Y	ED	2	5	(M) ← X	
29	STX !abs	FC	3	5		
30	STY dp	E9	2	4	Store Y-register contents in memory	
31	STY dp + X	F9	2	5	(M) ← Y	
32	STY !abs	F8	3	5		
33	TAX	E8	1	2	Transfer accumulator contents to X-register : $X \leftarrow A$	NZ-
34	TAY	9F	1	2	Transfer accumulator contents to Y-register : Y ← A	NZ-
35	TSPX	AE	1	2	Transfer stack-pointer contents to X-register : X ← sp	NZ-
36	TXA	C8	1	2	Transfer X-register contents to accumulator: A ← X	NZ-
37	TXSP	8E	1	2	Transfer X-register contents to stack-pointer: sp ← X	NZ-
38	TYA	BF	1	2	Transfer Y-register contents to accumulator: A ← Y	NZ-



No.	Mnemonic	Op Code	Byte No	Cycle No	Operation	Flag NVGBHIZC
39	XAX	EE	1	4	Exchange X-register contents with accumulator :X \leftrightarrow A	
40	XAY	DE	1	4	Exchange Y-register contents with accumulator :Y \leftrightarrow A	
41	XMA dp	ВС	2	5	Exchange memory contents with accumulator	
42	XMA dp+X	AD	2	6	$(M) \leftrightarrow A$	NZ-
43	XMA {X}	BB	1	5		
44	XYX	FE	1	4	Exchange X-register contents with Y-register : $X \leftrightarrow Y$	

16-BIT operation

No.	Mnemonic	Op Code	Byte No	Cycle No	Operation	Flag NVGBHIZC
1	ADDW dp	1D	2	5	16-Bits add without Carry YA ← (YA) + (dp +1) (dp)	NVH-ZC
2	CMPW dp	5D	2	4	Compare YA contents with memory pair contents : (YA) – (dp+1)(dp)	NZC
3	DECW dp	BD	2	6	Decrement memory pair $(dp+1)(dp) \leftarrow (dp+1)(dp) - 1$	NZ-
4	INCW dp	9D	2	6	Increment memory pair (dp+1) (dp) ← (dp+1) (dp) + 1	NZ-
5	LDYA dp	7D	2	5	Load YA YA ← (dp +1) (dp)	NZ-
6	STYA dp	DD	2	5	Store YA (dp +1) (dp) ← YA	
7	SUBW dp	3D	2	5	16-Bits subtract without carry YA ← (YA) - (dp +1) (dp)	NVH-ZC

Bit Manipulation

No.	Mnemonic	Op Code	Byte No	Cycle No	Operation	Flag NVGBHIZC
1	AND1 M.bit	8B	3	4	Bit AND C-flag : $C \leftarrow (C) \land (M.bit)$	C
2	AND1B M.bit	8B	3	4	Bit AND C-flag and NOT $: C \leftarrow (C) \land \sim (M .bit)$	C
3	BIT dp	0C	2	4	Bit test A with memory :	MMZ-
4	BIT !abs	1C	3	5	$Z \leftarrow (A) \land (M), N \leftarrow (M_7), V \leftarrow (M_6)$	
5	CLR1 dp.bit	y1	2	4	Clear bit : (M.bit) ← "0"	
6	CLRA1 A.bit	2B	2	2	Clear A bit : (A.bit) ← "0"	
7	CLRC	20	1	2	Clear C-flag : C ← "0"	0
8	CLRG	40	1	2	Clear G-flag ∶ G ← "0"	0
9	CLRV	80	1	2	Clear V-flag : V ← "0"	-00
10	EOR1 M.bit	AB	3	5	Bit exclusive-OR C-flag : $C \leftarrow (C) \oplus (M \cdot bit)$	C
11	EOR1B M.bit	AB	3	5	Bit exclusive-OR C-flag and NOT : C \leftarrow (C) \oplus ~(M .bit)	C
12	LDC M.bit	СВ	3	4	Load C-flag : C ← (M .bit)	C



No.	Mnemonic	Op Code	Byte No	Cycle No	Operation	Flag NVGBHIZC
13	LDCB M.bit	СВ	3	4	Load C-flag with NOT : $C \leftarrow \sim (M.bit)$	C
14	NOT1 M.bit	4B	3	5	Bit complement : (M .bit) ← ~(M .bit)	
15	OR1 M.bit	6B	3	5	Bit OR C-flag : $C \leftarrow (C) \lor (M .bit)$	C
16	OR1B M.bit	6B	3	5	Bit OR C-flag and NOT : C \leftarrow (C) \lor \sim (M .bit)	C
17	SET1 dp.bit	x1	2	4	Set bit : (M.bit) ← "1"	
18	SETA1 A.bit	0B	2	2	Set A bit : (A.bit) ← "1"	
19	SETC	A0	1	2	Set C-flag : C ← "1"	1
20	SETG	C0	1	2	Set G-flag : G ← "1"	1
21	STC M.bit	EB	3	6	Store C-flag : (M .bit) ← C	
22	TCLR1 !abs	5C	3	6	Test and clear bits with A : $A - (M), (M) \leftarrow (M) \land \neg (A)$	NZ-
23	TSET1 !abs	3C	3	6	Test and set bits with A : $A - (M)$, $(M) \leftarrow (M) \lor (A)$	NZ-

Branch / Jump Operation

No.	Mnemonic	Op Code	Byte No	Cycle No	Operation	Flag NVGBHIZC
1	BBC A.bit,rel	y2	2	4/6	Branch if bit clear :	
2	BBC dp.bit,rel	уЗ	3	5/7	if (bit) = 0, then $pc \leftarrow (pc) + rel$	
3	BBS A.bit,rel	x2	2	4/6	Branch if bit set :	
4	BBS dp.bit,rel	х3	3	5/7	if (bit) = 1 , then pc ← (pc) + rel	
5	BCC rel	50	2	2/4	Branch if carry bit clear if $(C) = 0$, then $pc \leftarrow (pc) + rel$	
6	BCS rel	D0	2	2/4	Branch if carry bit set if (C) = 1, then $pc \leftarrow (pc) + rel$	
7	BEQ rel	F0	2	2/4	Branch if equal if $(Z) = 1$, then $pc \leftarrow (pc) + rel$	
8	BMI rel	90	2	2/4	Branch if minus if $(N) = 1$, then $pc \leftarrow (pc) + rel$	
9	BNE rel	70	2	2/4	Branch if not equal if $(Z) = 0$, then $pc \leftarrow (pc) + rel$	
10	BPL rel	10	2	2/4	Branch if minus if $(N) = 0$, then $pc \leftarrow (pc) + rel$	
11	BRA rel	2F	2	4	Branch always pc ← (pc) + rel	
12	BVC rel	30	2	2/4	Branch if overflow bit clear if $(V) = 0$, then $pc \leftarrow (pc) + rel$	
13	BVS rel	В0	2	2/4	Branch if overflow bit set if $(V) = 1$, then $pc \leftarrow (pc) + rel$	
14	CALL !abs	3B	3	8	Subroutine call	
15	CALL [dp]	5F	2	8	$\begin{split} &M(\ sp) \leftarrow (\ pc_H\),\ sp \leftarrow sp \ \text{-}\ 1,\ M(sp) \leftarrow (pc_L),\ sp \leftarrow sp \ \text{-}\ 1,\\ &\text{if !abs, }\ pc \leftarrow \ abs\ ;\ if [dp],\ \ pc_L \leftarrow (\ dp\),\ \ pc_H \leftarrow (\ dp+1\)\ . \end{split}$	
16	CBNE dp,rel	FD	3	5/7	Compare and branch if not equal :	
17	CBNE dp+X,rel	8D	3	6/8	if $(A) \neq (M)$, then $pc \leftarrow (pc) + rel$.	
18	DBNE dp,rel	AC	3	5/7	Decrement and branch if not equal :	
19	DBNE Y,rel	7B	2	4/6	if $(M) \neq 0$, then $pc \leftarrow (pc) + rel$.	
20	JMP !abs	1B	3	3	Unconditional jump	
21	JMP [!abs]	1F	3	5	pc ← jump address	
22	JMP [dp]	3F	2	4		
23	PCALL upage	4F	2	6	U-page call $M(sp) \leftarrow (pc_H)$, $sp \leftarrow sp - 1$, $M(sp) \leftarrow (pc_L)$, $sp \leftarrow sp - 1$, $pc_L \leftarrow (upage)$, $pc_H \leftarrow "0FF_H"$.	
24	TCALL n	nA	1	8	Table call : (sp) \leftarrow (pc _H), sp \leftarrow sp - 1, M(sp) \leftarrow (pc _L),sp \leftarrow sp - 1, pc _L \leftarrow (Table vector L), pc _H \leftarrow (Table vector H)	



Control Operation & Etc.

No.	Mnemonic	Op Code	Byte No	Cycle No	Operation	Flag NVGBHIZC
1	BRK	0F	1	8	Software interrupt : B \leftarrow "1", M(sp) \leftarrow (pc _H), sp \leftarrow sp-1, M(s) \leftarrow (pc _L), sp \leftarrow sp - 1, M(sp) \leftarrow (PSW), sp \leftarrow sp - 1, pc _L \leftarrow (0FFDE _H) , pc _H \leftarrow (0FFDF _H) .	1-0
2	DI	60	1	3	Disable all interrupts ∶ I ← "0"	0
3	EI	E0	1	3	Enable all interrupt ∶ I ← "1"	1
4	NOP	FF	1	2	No operation	
5	POP A	0D	1	4	$sp \leftarrow sp + 1, A \leftarrow M(sp)$	
6	POP X	2D	1	4	$sp \leftarrow sp + 1, X \leftarrow M(sp)$	
7	POP Y	4D	1	4	$sp \leftarrow sp + 1, Y \leftarrow M(sp)$	
8	POP PSW	6D	1	4	$sp \leftarrow sp + 1$, $PSW \leftarrow M(sp)$	restored
9	PUSH A	0E	1	4	$M(sp) \leftarrow A, sp \leftarrow sp - 1$	
10	PUSH X	2E	1	4	$M(sp) \leftarrow X, sp \leftarrow sp - 1$	
11	PUSH Y	4E	1	4	$M(sp) \leftarrow Y, sp \leftarrow sp - 1$	
12	PUSH PSW	6E	1	4	M(sp) ← PSW , sp ← sp - 1	
13	RET	6F	1	5	Return from subroutine $sp \leftarrow sp +1, pc_L \leftarrow M(sp), sp \leftarrow sp +1, pc_H \leftarrow M(sp)$	
14	RETI	7F	1	6	Return from interrupt $sp \leftarrow sp +1, \ PSW \leftarrow M(\ sp\), \ sp \leftarrow sp +1, \\ pc_L \leftarrow M(\ sp\), \ sp \leftarrow sp +1, \ pc_H \leftarrow M(\ sp\)$	restored
15	STOP	EF	1	3	Stop mode (halt CPU, stop oscillator)	

MASK ORDER & VERIFICATION SHEET MC80C7108-LC → Q or L Customer should write inside thick line box. 1. Customer Information 2. Device Information **Package** 44MQFP 44LQFP **Company Name** COB **ROM Size** 8K Application OSC MHz **KHz** YYYY MM DD RC OSC X-tal Ext. RC/R **Order Date FF_H** 00н Unused ROM Mask Data File Name: (.OTP) Tel: Fax: Check Sum: (Internet .OTP file data E-mail: Е000н Note: MC80C7108 (8K ROM) Contact sales part In case COB. Name & Signature: (Please check mark into [**FFFF**_H 3. Marking Specification **→** Q or L Q:44MQFP L:44LQFP Customer's logo MC80C7108-LC **YYWW** KOREA **YYWW KOREA** ➤ Work Week ► ROM Code Number Customer logo is not required. If the customer logo must be used in the special mark, please submit a clean original of the logo. Customer's part number 4. Delivery Schedule **Date** Quantity **ABOV Confirmation** MM חח YYYY **Customer Sample** pcs YYYY MM DD pcs Risk Order 5. ROM Code Verification YYYY MM חח **Verification Date:** Tel: Fax: **Check Sum:** Name & YYYY MM DD Signature: E-mail:



MASK ORDER & VERIFICATION SHEET							
MC	30C7	308	-LC		K		
Customer should wr 1. Customer Inforn		hick lin	ne box.	2. Device Inf	formation		
Company Name				Package	42SDIP COB		
				ROM Size	■ 8K		
Application				OSC	MHz KHz		
Order Date	YYYY M	1M	DD	RC_OSC	X-tal Ext. RC/R		
Tel:	Fax:				☐ 00 _H ☐ FF _H File Name: (.OTP)		
	-			☐ Interne	Check Sum: () t .OTP file data		
E-mail:				Note :	E000H		
Name &				Contact sales part I	n case COB. (WO 398) 808 (WO 2000) 808 (WO 2		
Signature:					7308 (8		
		(DI		k mark into	FFFF _H V		
3. Marking Specific	cation	(11)	ease chec	K IIIai K IIItu] /		
MC80C720	MC80C7208-LC K YYWW KOREA K:42SDIP Customer's logo YYWW KOREA						
→ Work W		M Code Nun			er logo is not required. —		
If the customer logo		in the sp	ecial mark,	please submit a clea	an original of the logo.		
4. Delivery Schedu	ıle						
		Date		Quantity	ABOV Confirmation		
Customer Sample	YYYY	MM •	DD •	pcs			
Risk Order	YYYY	MM •	DD •	pcs	3		
5. ROM Code Veri	fication						
Verification Date:	YYYY	MM •	DD •	Tel:	Fax:		
Check Sum:		-	*				
E-mail:	YYYY	MM •	DD •	Name & Signature:			



D. MASK ORDER SHEET(MC80C7408)

MASK ORDER & VERIFICATION SHEET								
MC	80C7408-LC							
Customer should w 1. Customer Infoi	rite inside thick line box.	2. Device Info	Q 0l	·L				
		Package	44MQFP	44LQFP				
Company Name		ROM Size	8K	COB				
Application		osc	MHz	KHz				
Onder Dete	YYYY MM DD	RC_OSC	X-tal	Ext. RC/R				
Order Date	• •	Unused ROM	00 _H	FFH				
Tel:	Fax:	Mask Data F	•	.OTP)				
E-mail: Name & Signature:		Internet Note: Contact sales part In	E000 _H	MC80C7408 (8K ROM)				
3. Marking Specification (Please check mark into)								
MC80C7408-LC YYWW KOREA Work Week ROM Code Number Customer logo is not required. If the customer logo must be used in the special mark, please submit a clean original of the logo. Customer's part number								
4. Delivery Scheo	lule							
	Date	Quantity	ABOV Conf	irmation				
Customer Sample	YYYY MM DD • •	pcs						
Risk Order	YYYY MM DD • •	pcs						
5. ROM Code Vei	rification							
	YYYY MM DD							
Verification Date:	•	Tel:	Fax:					
Verification Date: Check Sum:	YYYY MM DD	Tel:	Fax:					

ABOV semiconductor