ABOV SEMICONDUCTOR Co., Ltd. 8-BIT MICROCONTROLLERS

MC96F4548

User's Manual (Ver. 0.6)





REVISION HISTORY

VERSION	COMMENT	DATE
0.6	Correted error type of Port number and port block diagram	(May, 04,2012)
	Update port attribute description	
0.5	Device Revision	(Feb, 03, 2012)
	- Revised bit operation problem	
	 changed the area of write protection (0x0000h ~ 0x0FFF) 	
	 supported Ext OSC 1Mhz ~ 14Mhz → 1Mhz ~ 16Mhz 	
	Changed External Interrupt name, PSR(Port selection register)	
	 INT0, INT1INT7 → EXT_INT0, EXT_INT1,EXT_INT7 	
	- PSRx →PSR2	
	Inserted Port4 block diagram (N-type open drain)	
0.4	Added Instructions on how to use the input port on chaper 17 "Appdendix"	(Nov. 22, 2011)
0.3	Change watch timer source clock to main OSC (RING-OSC is not the souce of watch time)	(July 21, 2011)
0.2	Update clock description, crystal range(1~14Mhz)	(July 20, 2011)
0.1	Initial version	(Feb. 7, 2011)

Published by FAE Team ©2011 ABOV Semiconductor Co.,Ltd. All rights reserved.

Additional information of this manual may be served by ABOV Semiconductor offices in Korea or Distributors.

ABOV Semiconductor reserves the right to make changes to any information here in at any time without notice.

The information, diagrams and other data in this manual are correct and reliable; however, ABOV Semiconductor is in no way responsible for any violations of patents or other rights of the third party generated by the use of this manual.

Table of Contents

Table of Contents	
List of Figures	6
MC96F4548	9
1. Overview	9
1.1 Description	9
1.2 Features	9
1.3 Ordering Information	
1.4 Development Tools	10
2. Block Diagram	13
3. Pin Assignmnet	14
4. Package Diagram	15
5. Pin Description	16
6. Port Structures	
6.1 General Purpose I/O Port	
6.2 External Interrupt I/O Port (P00, P06, P07, P10, P11,P34, P35, P44)	
6.3 Open Drain I/O Port (P40, P41, P42, P43, P44)	20
7. Electrical Characteristics	
7.1 Absolute Maximum Ratings	
7.2 Recommended Operating Conditions	
7.3 A/D Converter Characteristics	
7.4 Voltage Dropout Converter Characteristics	
7.5 Power-On Reset Characteristics	
7.6 Brown Out Detector Characteristics	23
7.7 Ring-Oscillator Characteristics	
7.8 PLL Characteristics	
7.9 DC Characteristics	
7.10 AC Characteristics	
7.11 SPI Characteristics	
7.12 Typical Characteristics	
8. Memory	
8.1 Program Memory	29
8.2 Data Memory	30
8.3 XSRAM Memory	
8.4 SFR Map	
9. I/O Ports	
9.1 I/O Ports	
9.2 Port Register	
9.3 Px Port	
10. Interrupt Controller	
10.1 Overview	
10.2 External Interrupt	
10.3 Block Diagram	
10.4 Interrupt Vector Table	
10.5 Interrupt Sequence	43
May. 04, 2012 Ver. 0.6	3



10.6 Effective Timing after Controlling Interrupt bit	
10.7 Multi Interrupt	
10.8 Interrupt Enable Accept Timing	
10.9 Interrupt Service Routine Address	
10.10 Saving/Restore General-Purpose Registers	
10.11 Interrupt Timing	
10.12 Interrupt Register Overview	
10.13 Interrupt Register Description	
11. Peripheral Hardware	
11.1 Clock Generator	
11.2 BIT	
11.3 WDT	
11.4 WT	63
11.5 Timer/PWM	
11.6 Buzzer Driver	
11.7 USART	
11.8 SPI	
11.9 l ² C	
11.10 8-Bit A/D Converter	
11.11 HDMI™- CEC Controller	
11.12 IR Controller	
11.13 EXTLVI Controller	147
12. Power Down Operation	
12.1 Overview	148
12.2 Peripheral Operation in IDLE/STOP Mode	148
12.3 IDLE mode	149
12.4 STOP mode	
12.5 Release Operation of STOP1, 2 Mode	
13. RESET	
13.1 Overview	
13.2 Reset source	
13.3 Block Diagram	
13.4 RESET Noise Canceller	
13.5 Power ON RESET	154
13.6 External RESETB Input	
13.7 Brown Out Detector Processor	
14. On-chip Debug System	
14.1 Overview	
14.2 Two-pin external interface	
15. Memory Programming	
15.1 Overview	
15.2 Flash Control and status register	
15.3 Memory map	
15.4 Serial In-System Program Mode	
15.5 Parallel Mode	
15.6 Mode entrance method of ISP and byte-parallel mode	

15.7 Security	184
16. Configure option	
16.1 Configure option Control Register	
17. APPENDIX	



List of Figures

Figure 1-1 OCD Debugger and Pin description	.11
Figure 1-2 Single Programmer	.12
Figure 1-3 Gang Programmer	.12
Figure 2-1 MC96F4548 block diagram	.13
Figure 3-1 MC96F4548 48 pin LQFP assignment	.14
Figure 4-1 48 pin LQFP package	.15
Figure 6-1 General Purpose I/O Port	.18
Figure 6-2 External Interrupt I/O Port	.19
Figure 7-1 AC Timing	.26
Figure 7-2 SPI Timing	.27
Figure 8-1 Program memory	.29
Figure 8-2 Data memory map	. 30
Figure 8-3 Lower 128 bytes RAM	.31
Figure 8-4 XDATA memory area	.31
Figure 10-1 External Interrupt Description	.40
Figure 10-2 Block Diagram of Interrupt	.41
Figure 10-3 Interrupt Vector Address Table	.43
Figure 10-4 Interrupt flag result effective Timing	.44
Figure 10-5 Interrupt Enable Register effective Timing	.44
Figure 10-6 Execution of Multi Interrupt	.45
Figure 10-7 Interrupt Response Timing Diagram	.46
Figure 10-8 Correspondence between vector Table address and the entry address of ISP	.46
Figure 10-9 Saving/Restore Process Diagram & Sample Source	.46
Figure 10-10 Timing chart of Interrupt Acceptance and Interrupt Return Instruction	.47
Figure 11-1 Clock Generator Block Diagram	.54
Figure 11-2 BIT Block Diagram	.58
Figure 11-3 WDT Block Diagram	.60
Figure 11-4 WDT Interrupt Timing Waveform	.62
Figure 11-5 Watch Timer Block Diagram	.63
Figure 11-6 Bit Timer/Event Counter0, 1 Block Diagram	.67
Figure 11-7 Timer/Event Counter0, 1 Example	.68
Figure 11-8 Operation Example of Timer/Event Counter0, 1	.68
Figure 11-9 16 Bit Timer/Event Counter0 Block Diagram	.69
Figure 11-10 8-bit Capture Mode for Timer0, 1	.70
Figure 11-11 Input Capture Mode Operation of Timer 0, 1	.71
Figure 11-12 Express Timer Overflow in Capture Mode	.71
Figure 11-13 16-bit Capture Mode of Timer 0, 1	.72
Figure 11-14 PWM Mode	.73
Figure 11-15 Example of PWM at 4MHz	.74

Figure 11-16 Example of Changing the Period in Absolute Duty Cycle at 4Mhz	74
Figure 11-17 Timer4 16-bit Mode Block Diagram	79
Figure 11-18 16-bit Capture Mode of Timer x	80
Figure 11-19 PWM Mode	81
Figure 11-20 Example of PWM at 8MHz	82
Figure 11-21 Buzzer Driver Block Diagram	88
Figure 11-22 USART Block Diagram	91
Figure 11-23 Clock Generation Block Diagram	92
Figure 11-24 Synchronous Mode XCKn Timing	93
Figure 11-25 frame format	94
Figure 11-26 Start Bit Sampling	98
Figure 11-27 Sampling of Data and Parity Bit	98
Figure 11-28 Stop Bit Sampling and Next Start Bit Sampling	99
Figure 11-29 SPI Clock Formats when UCPHA=0	100
Figure 11-30 SPI Clock Formats when UCPHA=1	101
Figure 11-31 SPI Block Diagram	108
Figure 11-32 SPI Transmit/Receive Timing Diagram at CPHA = 0	110
Figure 11-33 SPI Transmit/Receive Timing Diagram at CPHA = 1	110
Figure 11-34 I ² C Block Diagram	113
Figure 11-35 Bit Transfer on the I ² C-Bus	114
Figure 11-36 START and STOP Condition	114
Figure 11-37 Data Transfer on the I ² C-Bus	
Figure 11-38 Acknowledge on the I ² C-Bus	116
Figure 11-39 Clock Synchronization during Arbitration Procedure	116
Figure 11-40 Arbitration Procedure of Two Masters	117
Figure 11-41 Formats and States in the Master Transmitter Mode	120
Figure 11-42 Formats and States in the Master Receiver Mode	123
Figure 11-43 Formats and States in the Slave Transmitter Mode	125
Figure 11-44 Formats and States in the Slave Receiver Mode	127
Figure 11-45 ADC Block Diagram	
Figure 11-46 A/D Analog Input Pin Connecting Capacitor	133
Figure 11-47 A/D converter Timing Diagram	133
Figure 11-48 Converter Operation Flow	133
Figure 11-49 A/D Analog Input Pin Connecting Capacitor	142
Figure 11-50 IR Receive Timing	146
Figure 12-1 IDLE Mode Release Timing by External Interrupt	149
Figure 12-2 IDLE Mode Release Timing by /RESET	149
Figure 12-3 STOP Mode Release Timing by External Interrupt	
Figure 12-4 Mode Release Timing by /RESET	150
Figure 12-5 STOP1, 2 Mode Release Flow	
Figure 13-1 RESET Block Diagram	153
Figure 13-2 Reset noise canceller time diagram	
Figure 13-3 Fast VDD rising time	154

Figure 13-4 Internal RESET Release Timing On Power-Up	155
Figure 13-5 Configuration timing when Power-on	155
Figure 13-6 Boot Process Waveform	156
Figure 13-7 Timing Diagram after RESET	157
Figure 13-8 Oscillator generating waveform example	157
Figure 13-9 Block Diagram of BOD	158
Figure 13-10 Internal Reset at the power fail situation	158
Figure 13-11 Configuration timing when BOD RESET	159
Figure 14-1 Block Diagram of On-chip Debug System	162
Figure 14-2 10-bit transmission packet	163
Figure 14-3 Data transfer on the twin bus	163
Figure 14-4 Bit transfer on the serial bus	164
Figure 14-5 Start and stop condition	164
Figure 14-6 Acknowledge on the serial bus	164
Figure 14-7 Clock synchronization during wait procedure	165
Figure 14-8 Connection of transmission	165
Figure 15-1 Flash Memory Map	170
Figure 15-2 Address configuration of Flash memory	171
Figure 15-3 The sequence of page program and erase of Flash memory	172
Figure 15-4 The sequence of bulk erase of Flash memory	173
Figure 15-5 Pin diagram for parallel programming	180
Figure 15-6 Parallel Byte Read Timing of Program Memory	181
Figure 15-7 Parallel Byte Write Timing of Program Memory	182
Figure 15-8 ISP mode	183
Figure 15-9 Byte-parallel mode	183



MC96F4548

CMOS SINGLE-CHIP 8-BIT MICROCONTROLLER WITH 8-BIT ADC, EEPROM, CEC and IR RECEIVER

1. Overview

1.1 Description

The MC96F4548 is advanced CMOS 8-bit microcontroller with FLASH (48Kbyte) and EEPROM (2Kbyte). This is powerful microcontroller which provides a highly flexible and cost effective solution to many embedded control applications. This provides the following features : 48K bytes of FLASH, 2Kbytes of EEPROM, 256 bytes of SRAM, 1536 bytes of XRAM, general purpose I/O, 8/16-bit timer/counter, watchdog timer, watch timer, SPI, USART, I2C, Calculator, on-chip POR and BOD, 8-bit A/D converter, buzzer driving port, 16-bit PWM output, on-chip oscillator, CEC, IR receiver and clock circuitry. The MC96F4548 also supports power saving modes to reduce power consumption.

Device Name	FLASH	XRAM	SRAM	ADC	EEPROM	Package
MC96F4548	48K bytes	1536 bytes	256 bytes	8 channel	2 Kbyte	48LQFP

1.2 Features

- CPU
- 8 Bit CISC Core (8051 Compatible,2 clock per cycle)
- 48K Bytes On-chip FLASH
- Endurance : 100,000 times
- -Retention : 10 years
- 2K Bytes On-chip EEPROM
- Endurance : 300,000 times
- -Retention : 10 years
- 256 Bytes SRAM(IRAM)
- 1536 Bytes XRAM
- General Purpose I/Os

- 42 Ports (P0[7:0], P1[7:0], P2[7:0], P3[7:0], P4[4:0], P5[4:0] : 48 Pin
- Boot Loader Protection
- User Program Code Protection
- Hardware CEC
- Hardware IR Receiver with Noise Filter
- Basic Interval Timer
- Five Timers/Counters
- 8Bitx2ch(16Bitx1ch) + 16Bitx3ch
- One 10-bit PWMs (using Timer1)
- Three 16-bit PWMs (using Timer2,3,4)
- Watch Dog Timer
- Watch Timer



-1.38MHz to 20.00MHz (max)

-1.6V / 2.5V / 3.6V / 4.3V

Power down mode

Sub-Active mode

Operating Frequency

Operating Voltage

Package Type

- Pb free package

- 48 LQFP

Programmable Brown-Out Detector

Minimum Instruction Execution Time

- System used external 32.768KHz crystal

- 125ns (@16MHz, NOP Instruction)

- 1MHz ~ 16MHz (crystal oscillator)

-2.7V ~ 5.5V (@ 32.768K~20Mhz)

Operating Temperature : -40 ~ +85 ℃

- 32.768KHz ~ 14.75MHz (PLL)

- IDLE, STOP1, STOP2 mode

Power On Reset

-1.4V

- 1 SPIs
- 2 USARTs
- 2 I2C
- Buzzer Driving Port
- 8 Bit A/D Converter
- -8 Input channels
- Interrupt Sources
- External (8)
- CEC (1)
- IR (1)
- USART (2)
- SPI (1)
- Timer (5)
- I2C (2)
- ADC (1)
- -WDT (1)
- -WT (1)
- BIT (1)
- EXTLVI(1)
- -NVM(Flash) (1)
- On-Chip PLL

1.3 Ordering Information

Table 1-1 Ordering Information of MC96F4548

Device name	ROM size	SRAM size	XRAM size	EEPROM size	Package
MC96F4548L	48K bytes FLASH	256 bytes	1536 bytes	2048 bytes	48 LQFP

1.4 Development Tools

1.4.1 Compiler

We do not provide the compiler. Please contact third parties.

The MC96F4548 core is Mentor 8051. Device ROM size of standard 8051 is smaller than 48KB. Developer can use all kinds of third party's standard 8051 compiler. But MC96F4548 has 48KB code ROM area and uses memory banking scheme for extended ROM. So user should use the proper compiler which can support the memory space over 48KB ROM address area.

1.4.2 OCD emulator and debugger

The OCD (On Chip Debug) emulator supports ABOV Semiconductor's 8051 series MCU emulation.

The OCD interface uses two wires interfacing between PC and MCU which is attached to user's system. The OCD can read or change the value of MCU internal memory and I/O peripherals. And also the OCD controls MCU internal debugging logic, it means OCD controls emulation, step run, monitoring, etc.

The OCD Debugger program works on Microsoft-Windows NT, 2000, XP, Vista (32bit) and Microsoft-Windows 7 operating system.

If you want to see more details, please refer OCD debugger manual. You can download debugger S/W and manual from our web-site.

Connection:

- SCLK (MC96F4548 DSCL pin)
- SDATA (MC96F4548 DSDA pin)

OCD connector diagram: Connect OCD and user system




Figure 1-1 OCD Debugger and Pin description



1.4.3 Programmer

Single programmer:

PGMplus USB: It programs MCU device directly.



Figure 1-2 Single Programmer

OCD emulator: It can write code in MCU device too.

Because of, OCD debugging supports ISP (In System Programming). It does not require additional H/W, except developer's target system.

Gang programmer:

It programs 8 MCU devices at once.

So, it is mainly used in mass production line.

Gang programmer is standalone type, it means it does not require host PC.



Figure 1-3 Gang Programmer

2. Block Diagram




Figure 2-1 MC96F4548 block diagram



3. Pin Assignmnet





Figure 3-1 MC96F4548 48 pin LQFP assignment

4. Package Diagram







5. Pin Description

PIN Name	I/O	Function	@RESET	Shared with
P00		Port P0		EXT_INT5/EC2/T0
P01	1	8-Bit I/O Port		SSS0
P02		The port attribute (Input/Output direction, Internal Pull-up On/Off, Push-pull On/Off,		SCK0
P03		Open drain On/Off) has to set by Port control register (P0IO, P0PU,P0OD, P0DB)		MOSI0
P04	I/O	See Table 5-2 Port attribute setting	Input	MISO0
P05				T1(PWM1)
P06				DSCL/EXT_INT6
P07				DSDA/EXT_INT7
P10		Port P1		EXT_INT0/USS0
P11		8-Bit I/O Port		EXT_INT2/IR/ACK0
P12	-	The port attribute (Input/Output direction, Internal Pull-up On/Off, Push-pull On/Off,		EC0/T2(PWM2)/USS1
P13		Open drain On/Off) has to set by Port control register (P0IO, P0PU,P0OD, P0DB)		RxD0
P14	I/O	See Table 5-2 Port attribute setting	Input	TxD0
P15				ACK1
P16	-			RXD1
P17				TXD1
P20		Port P2		AN0
P21		8-Bit I/O Port		AN1
P22		The port attribute (Input/Output direction, Internal Pull-up On/Off, Push-pull On/Off,		AN2
P23		Open drain On/Off) has to set by Port control register (P0IO, P0PU,P0OD, P0DB)	lanut	AN3
P24	I/O	See Table 5-2 Port attribute setting	Input	AN4
P25				AN5
P26		AN0~AN7 inputs are selected byPort2 Setection Register(PSR2) and ADCM register		AN6
P27				AN7
P30		Port P3		EC4/T3(PWM3)
P31	1	8-Bit I/O Port		BUZZ
P32	I/O	The port attribute (Input/Output direction, Internal Pull-up On/Off, Push-pull On/Off, Open drain On/Off) has to set by Port control register (P0IO, P0PU,P0OD, P0DB)	Input	T4(PWM4)
P33				EC3
P34				EXT_INT1



P35		See Table 5-2 Port attribute setting						
P35	-			EXT_INT3/ExtLVI				
P36				-				
P37				-				
P40		Port P4		SCL0				
P41		5-Bit I/O Port		SDA0				
P42		Output of P40 to P44 is N-ch open-drain output (6V tolerance), not Internal Pull-Up		SCL1				
P43	I/O	The port application circuit have to add	Input	SDA1				
P44		external Pull-Up register depended on an application		CEC/EXT_INT4				
		Port Input/Output direction set by port direction register bit (P2IO)						
P50		Port P5 (Default Port output attribute are		nRESET				
P51	I/O	analog fuction. It select Configure Option register to change to IO port)		SUBXOUT				
P52		I/O	I/O	8-Bit I/O Port		SUBXIN		
P53				I/O	I/O	I/O	The port attribute (Input/Output direction, Internal Pull-up On/Off, Push-pull On/Off,	Input
P54			Open drain On/Off) has to set by Port control register (P0IO, P0PU,P0OD, P0DB)		XIN			
		See Table 5-2 Port attribute setting						
LPF	А		Analog	-				
VSS	Р		Ground	-				
VDD	Р		Power	-				
nTEST	I	OCD mode enable trigger input	Input	-				
VDD18	Р	Connect the VDD18 pin to VSS via a capacitor (0.47~1uF)	Analog	-				

Table 5-2 Port attribute setting (PxIO, PxPU, PxOD, x= Port number (0,1,2,3,4,5)


Port IO Direction	Pull_Up Register	Open Drain Register	Port output attribute		
Register(PxIO)	(PxPU)	(PxOD)	Port output attribute		
		Off (0)	Push-pull		
On(1)	OFF (0)	On(1)	Open drain		
On(1)	Op(1)	Off (0)	Push-pull		
	On (1)	On(1)	Internal Pull-Up		

Port IO Direction Register	Pull_Up Register	Open Drain Register	Port Input attribute
Off (0)	OFF (0)	Х	External condition
Off (0)	On (1)	Х	Internal Pull-Up




6. Port Structures


6.1 General Purpose I/O Port








6.2 External Interrupt I/O Port (P00, P06, P07, P10, P11, P34, P35, P44)







6.3 Open Drain I/O Port (P40, P41, P42, P43, P44)

Figure 6-3 Open Drain I/O Port

7. Electrical Characteristics

7.1 Absolute Maximum Ratings

Table 7-1 Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Quere la Malta de	VDD	-0.3~+6.5	V
Supply Voltage	VSS	-0.3~+0.3	V
	VI	-0.3~VDD+0.3	V
	VO	-0.3~VDD+0.3	V
	IOH	10	mA
Normal Voltage Pin	ΣΙΟΗ	80	mA
	IOL	20	mA
	ΣIOL	160	mA
Total Power Dissipation	PT	600	mW
Storage Temperature	TSTG	-45~+125	°C

Note) Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

7.2 Recommended Operating Conditions

Parameter	Symbol	Condition	MIN	TYP	MAX	Unit	
Supply Voltage			2.7		5.5	V	
Supply Voltage	VDD	fSUB=32.768KHz	2.1	-	5.5	V	
Operating Temperature	TOPR	VDD=2.7~5.5V	-40	-	85	°C	
	FOPR	fXIN	1	-	10	MHz	
		fSUB	-	32.768	-	KHz	
Operating Frequency		Internal Ring-OSC		4		MHz	
		PLL	1.38		22.09	MHz	

Table 7-2 Recommended Operation Conditions

7.3 A/D Converter Characteristics

Table 7-3 A/D Converter Characteristics

(TA=-40°C ~ +85°C, VDD=AVDD=2.7V ~ 5.5V, VSS=0V)

Parameter	Symbol	Condition	MIN	TYP	MAX	Unit
Resolution		-	-	8	-	bits
Total Accuracy				-	±3	lsb
Integral Linear Error	INL		-	-	±2	lsb
Differential Linearity Error	DLE	AVDD=VDD=5.12V fXIN=8MHz	-	-	±1	lsb
Zero Offset Error	ZOE		-		±3	lsb
Full Scale Error	FSE		-		±3	lsb
Conversion Time	tCON	8bit conversion	-	11	-	cycle
Analog Input Voltage	VAN	-	VSS	-	AVDD=VDD	V
Analog Input Leakage Current		AVDD=VDD=5.12V	-	-	2	uA
	IDD		-	1	2	mA
ADC Operating Current SIDD		AVDD=VDD=5.12V	-	-	1	uA

7.4 Voltage Dropout Converter Characteristics

Table 7-4 Voltage Dropout Converter Characteristics

Parameter	Symbol	Condition	MIN	TYP	MAX	Unit
Operating Voltage		-	1.8	-	5.5	V
Operating Temperature		-	-40	-	+85	°C
Regulation Voltage		-	1.62	1.8	1.98	V
Drop-out Voltage		-	-	-	0.02	V
		RUN/IDLE	-	10	-	mA
		SUB-ACTIVE	-	1	-	mA
Current Drivability		STOP1	-	50	-	uA
		STOP2	-	10	-	uA
	IDD1	RUN/IDLE	-	-	1	mA
Operating Compart	IDD2	SUB-ACTIVE	-	-	0.1	mA
Operating Current	SIDD1	STOP1	-	-	5	uA
	SIDD2	STOP2	-	-	0.1	uA
Drivebility Transition Time	TRAN1	SUB to RUN	-	-	1	uS
Drivability Transition Time	TRAN2	STOP to RUN	-	-	200	uS

Note) -STOP1: WDT running - STOP2: WDT disable

7.5 Power-On Reset Characteristics

Table 7-5 Power-On Reset Characteristics

Parameter	Symbol	Condition	MIN	TYP	MAX	Unit
Operating Voltage		-	1.6	-	5.5	V
Operating Temperature		-	-40	-	+85	°C
RESET Release Level		-	1.3	1.4	1.5	V
	IDD	-	-	-	10	uA
Operating Current	SIDD	-	-	-	1	uA

7.6 Brown Out Detector Characteristics

Table 7-6 Brown Out Detector Characteristics

Parameter	Symbol	Condition	MIN	TYP	MAX	Unit
Operating Voltage		-	VSS	-	5.5	V
Operating Temperature		-	-40	-	+85	°C
	4.2V	-	4.0	4.3	4.4	V
Detection I and	3.6V	-	3.4	3.6	3.8	V
Detection Level	2.5V	-	2.3	2.5	2.7	V
	1.6V	-	1.4	1.6	1.8	V
Hysteresis		-	-	50	-	mV
	IDD	-	-	-	50	uA
Operating Current	SIDD	-	-	-	1	uA

7.7 Ring-Oscillator Characteristics

Table 7-7 Ring-Oscillator Characteristics

Parameter	Symbol	Condition	MIN	TYP	MAX	Unit
Operating Voltage		-	1.8	-	5.5	V
Operating Temperature		-	-40	-	+85	°C
Frequency		-	-	4	-	MHz
Stabilization Time		-	-	-	-	mS
On exerting Coursest	IDD	-		-	-	uA
Operating Current	SIDD	-	-	-	1	uA

7.8 PLL Characteristics

Table 7-8 PLL Characteristics

(TA=-40 °C ~ +85 °C, VDD18=1.8V ~ 2.0V, VSS=0V)

Parameter	Symbol	Min.	Тур.	Max.	Units	Conditions
PLL current	IPLL	Ι	1.5	TBD	mA	
Input clock frequency	fxin	Ι	32.768	Ι	KHz	
Output clock frequency	fout	1.38	-	22.09	MHz	
Output clock duty	-	45	-	55	%	
Setting time	tD	Ι	1	TBD	mS	
Accuracy	-	Ι	2	TBD	%	

7.9 DC Characteristics

Table 7-9 DC Characteristics

(VDD =2.7~5.5V, VSS =0V, fXIN=10.0MHz, TA=-40~+85 ℃)

Parameter	Symbol	Condition	MIN	TYP	MAX	Unit
	VIL1	nTEST, nRESET, DSCL, DSDA	-0.5	-	0.2VDD	V
Input Low Voltage	VIL2	P0,P1,P2,P4,P5	-0.5	-	0.2VDD	V
Input Low Voltage	VIL3	P3 (VDD=4.0~5.5V)	-0.5	-	0.1VDD+0.4	V
	VIL4	P3 (VDD=2.7~4.0V)	-0.5	-	0.2VDD	V
	VIH1	nTEST, nRESET, DSCL, DSDA	0.8VDD	-	VDD	V
Input High Voltage	VIH2	P0,P1,P2,P4,P5	0.7VDD	-	VDD	V
	VIH3	P3	0.3VDD+0.7	-	VDD	V
Output Low Voltage	VOL1	ALL I/O (IOL=20mA, VDD=4.5V)	-	-	1	V
Output High Voltage	VOH1	ALL I/O (IOH=-8.57mA, VDD=4.5V)	3.5	-	-	V
Input High Leakage Current	IIH	ALL PAD	-	-	1	uA
Input Low Leakage Current	IIL	ALL PAD	-1	-	-	uA
Pull-Up Resister	RPU	ALL PAD (except DSCL, DSDA)	20	-	50	kΩ
	IDD1	Run Mode, fXIN=10MHz @5V	-	4.7		mA
	IDD2	Sleep Mode, fXIN=10MHz @5V	-	3		mA
	IDD3	Sub Active Mode, fSUBXIN=32.768KHz @5V (PLL enable)	-	400		uA
	IDD4	Sub Active Mode, fSUBXIN=32.768KHz @5V (PLL disable)	-	130		uA
Power Supply Current	IDD5	STOP1 Mode, WDT Active @5V (BOD enable)	-	130		uA
-	IDD6	STOP1 Mode, WDT Active @5V (BOD disable)	-	50		uA
	IDD7	STOP2 Mode, WDT Disable @5V (BOD enable)	-	80		uA
	IDD8	STOP2 Mode, WDT Disable @5V (BOD disable)	-	4		uA

Note) STOP1: WDT running, STOP2: WDT disable.

7.10 AC Characteristics

Table 7-10 AC Characteristics

(VDD=5.0V±10%, VSS=0V, TA=-40~+85℃)

Parameter	Symbol	PIN	MIN	TYP	MAX	Unit
Operating Frequency	fMCP	XIN	1	-	16	MHz
System Clock Cycle Time	tSYS	-	100	-	1000	ns
Oscillation Stabilization Time (16MHz)	tMST1	XIN, XOUT	-	-	10	ms
External Clock "H" or "L" Pulse Width	tCPW	XIN	90	-	-	ns
External Clock Transition Time	tRCP,tFCP	XIN	-	-	10	ns
Interrupt Input Width	tIW	EXT_INT0~EXT_INT3	2	-	-	tSYS
nRESET Input Pulse "L" Width	tRST	nRESET	8	-	-	tSYS
External Counter Input "H" or "L" Pulse Width	tECW	EC0,EC1	2	-	-	tSYS
Event Counter Transition Time	tREC,tFEC	EC0,EC1	-	-	20	ns




Figure 7-1 AC Timing

7.11 SPI Characteristics

Table 7-11 SPI Characteristics

(VDD=5.0V±10%, VSS=0V, TA=-40~+85℃)

Parameter	Symbol	PIN	MIN	TYP	MAX	Unit
Output Clock Pulse Period	tSCK	SCK	-	SPI clock mode	-	ns
Input Clock Pulse Period	tSCK	SCK	2• tSYS	-	-	ns
Input Clock "H" or "L" Pulse Width	tSCKL, tSCKH	SCK		50% duty	-	ns
Input Clock Pulse Transition Time	tFSCK,tRSCK	SCK	-	-	30	ns
Output Clock "H" or "L" Pulse Width	tSCKL, tSCKH	SCK	tSYS-30	-	-	ns
Output Clock Pulse Transition Time	tFSCK,tRSCK	SCK	-	-	30	ns
First Output Clock Delays Time	tFOD	OUTPUT				
Output Clock Delay Time	tDS	OUTPUT	-	-	100	ns
Input Pulse Transition Time	tFSIN,tRSIN	INPUT	-	-	30	ns
Input Setup Time	tDIS	INPUT	100		-	ns
Input Hold Time	tDIH	INPUT	tSYS+70	-	-	ns




Figure 7-2 SPI Timing

7.12 Typical Characteristics

These graphs and tables provided in this section are for design guidance only and are not tested or guaranteed. In some graphs or tables the data presented are outside specified operating range (e.g. outside specified VDD range). This is for information only and devices are guaranteed to operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean + 3σ) and (mean - 3σ) respectively where σ is standard deviation.

8. Memory

The MC96F4548 addresses two separate address memory stores: Program memory and Data memory. The logical separation of Program and Data memory allows Data memory to be assessed by 8-bit addresses, which can be more quickly stored and manipulated by 8-bit CPU. Nevertheless, 16-bit Data memory addresses can also be generated through the DPTR register.

Program memory can only be read, not written to. There can be up to 48K bytes of Program memory in a bank. In the MC96F4548 FLASH version of these devices the 48K bytes of Program memory are provided on-chip. Data memory can be read and written to up to 256 bytes internal memory (DATA) including the stack area and 3K bytes of external data memory(XRAM).

8.1 Program Memory

A 16-bit program counter is capable of addressing up to 48K bytes for one bank of memory space.

Figure 8-1 shows a map of the lower part of the program memory. After reset, the CPU begins execution from location 0000H. Each interrupt is assigned a fixed location in program memory. The interrupt causes the CPU to jump to that location, where it commences execution of the service routine. External interrupt 0, for example, is assigned to location 0003H. If external interrupt 0 is going to be used, its service routine must begin at location 0003H. If the interrupt is not going to be used, its service location is available as general purpose program memory. If an interrupt service routine is short enough (as is often the case in control applications), it can reside entirely within that 8 byte interval. Longer service routines can use a jump instruction to skip over subsequent interrupt locations, if other interrupts are in use.




Figure 8-1 Program memory

- User Function Mode: 48KBytes Included Interrupt Vector Region
- Non-volatile and reprogramming memory: Flash memory

8.2 Data Memory




Figure 8-2 shows the internal Data memory space available.

Figure 8-2 Data memory map

The internal memory space is divided into three blocks, which are generally referred to as the lower 128, upper 128, and SFR space.

Internal Data memory addresses are always one byte wide, which implies an address space of only 256 bytes. However, the addressing modes for internal RAM can in fact accommodate 384 bytes, using a simple trick. Direct addresses higher than 7FH access one memory space and indirect addresses higher than 7FH access a different memory space. Thus Fig 8-2 shows the upper 128 and SFR space occupying the same block of addresses, 80H through FFH, although they are physically separate entities.

The lower 128 bytes of RAM are present in all 8051 devices as mapped in Figure 0-3. The lowest 32 bytes are grouped into 4 banks of 8 registers. Program instructions call out these registers as R0 through R7. Two bits in the Program Status Word select which register bank is in use. This allows more efficient used of code space, since register instructions are shorter than instructions that use direct addressing.

The next 16 bytes above the register banks form a block of bit-addressable memory space. The 8051 instruction set includes a wide selection of single-bit instructions, and the 128 bits in this area can be directly addressed by these instructions. The bit addresses in this area are 00H through 7FH.

All of the bytes in the lower 128 can be accessed by either direct or indirect addressing. The upper 128 bytes RAM can only be accessed by indirect addressing. These spaces are used for user RAM and stack pointer.




Figure 8-3 Lower 128 bytes RAM

8.3 XSRAM Memory

MC96F4548 use 1.5K bytes of XSRAM.




Figure 8-4 XDATA memory area


8.4 SFR Map

8.4.1 SFR Map Summary

Table 8-1 SFR Map Summary

	0H/8H	1H/9H	2H/AH	3H/BH	4H/CH	5H/DH	6H/EH	7H/FH
2F90H	CEC_RXD_17	CEC_RXD_18	CEC_RXD_19					
2F88H	CEC_RXD_9	CEC_RXD_10	CEC_RXD_11	CEC_RXD_12	CEC_RXD_13	CEC_RXD_14	CEC_RXD_15	CEC_RXD_16
2F80H	CEC_RXD_1	CEC_RXD_2	CEC_RXD_3	CEC_RXD_4	CEC_RXD_5	CEC_RXD_6	CEC_RXD_7	CEC_RXD_8
2F78H	CEC_TXD_13	CEC_TXD_14	CEC_TXD_15	CEC_TXD_16	CEC_TXD_17	CEC_TXD_18	CEC_TXD_19	CEC_RXH
2F70H	CEC_TXD_5	CEC_TXD_6	CEC_TXD_7	CEC_TXD_8	CEC_TXD_9	CEC_TXD_10	CEC_TXD_11	CEC_TXD_12
2F68H	CEC_FSTAT	CEC_ICLR	CEC_FCLR	CEC_TXH	CEC_TXD_1	CEC_TXD_2	CEC_TXD_3	CEC_TXD_4
2F60H	CEC_PRES0	CEC_PRES1	CEC_CONF0	CEC_CONF1	CEC_GCTRL	CEC_ICTRL	CEC_FCTRL	CEC_ISTAT
2F58H	-	FUSE_PKG	FUSE_CAL2	FUSE_CAL1	FUSE_CAL0	FUSE_CONF	TEST_B	TEST_A
2F50H	PSR2	-	-	-	-	-	-	-
2F48H	IRC_PRES0	IRC_PRES1	IRC_FRMP0	IRC_FRM1	IRC_CONF	IRC_CTRL	IRC_EDGE0	IRC_EDGE1
2F40H								
2F38H	-	-	-	-	-	-	-	-
2F30H	-	-	-	-	-	-	-	
2F28H	-	-	-	-	-		-	-
2F20H	I2CMR1	I2CSR1	I2CSCLLR1	I2CSCLHR1	I2CSDAHR1	I2CDR1	I2CSAR10	I2CSAR11
2F18H	P0DB	P1DB	P2DB	P3DB	P4DB	P5DB	P6DB	P7DB
2F10H	P4OD	P50D	P6OD	P7OD	-	-	-	-
2F08H	-	-	-	-	P0OD	P10D	P2OD	P3OD
2F00H	P0PU	P1PU	P2PU	P3PU	P4PU	P5PU	P6PU	P7PU
				3	4			
F8H	IP1	EXTLVC	UCTRL11	UCTRL12	UCTRL13	USTAT1	UBAUD1	UDATA1
F0H	В	-	FEARH	FEARM	FEARL	FEDR	FECR	XCON
E8H	-	-	FEMR	FESR	FETCR	-	XADD	XDATA
E0H	ACC	-	UCTRL01	UCTRL02	UCTRL03	USTAT0	UBAUD0	UDATA0
D8H	-	PLLCR	I2CMR0	I2CSR0	I2CSCLLR0	I2CSCLHR0	I2CSDAHR0	I2CDR0
D0H	PSW	-	SPICR0	SPIDR0	SPISR0	TMISR	I2CSAR01	I2CSAR00
C8H	P7	P7IO	T4CR	T4CR1	T4L	T4H	T4DRL	T4DRH
C0H	P6	P6IO	T3CR	T3CR1	T3L	Т3Н	T3DRL	T3DRH
B8H	IP	P5IO	T2CR	T2CR1	T2L	T2H	T2DRL	T2DRH
B0H	P5	P4IO	T0CR	T0DR	T1CR	T1DR	T1PWDR	T1PWHR
A8H	IE	IE1	IE2	IE3	IE4	-	-	-
A0H	P4	P3IO	EO	EIENAB	EIFLAG	EIEDGE	EIPOLA	EIBOTH
98H	P3	P2IO	ADCM	ADCM2	ADCR	WTMR	WTR	BUZCR
90H	P2	P1IO	-	-	ADCSH	-	-	-
88H	P1	P0IO	SCCR	BCCR	BITR	WDTMR	WDTR	BUZDR
80H	P0	SP	DPL	DPH	DPL1	DPH1	BODR	PCON

8.4.2 Compiler Compatible SFR



7	6	5	4	3	2	1	0	
	DPH1							
RW	RW	RW	RW	RW	RW	RW	RW	
							Initial value : 00	
	DPH	11	Data Pointer	High 1 Byte				
SW (Progi	ram Status V	Vord) : D0H						
7	6	5	4	3	2	1	0	
CY	AC	F0	RS1	RS0	OV	F1	Р	
RW	RW	RW	RW	RW	RW	RW	RW	
							Initial value : 00	
CY			Carry Flag					
	AC		Auxiliary Carry Flag					
	F0		General Purp	oose User-Def	inable Flag			
	RS1		Register Ban	k Select bit 1				
	RSC)	Register Ban	k Select bit 0				
	ov		Overflow Flag					
	F1		User-Definable Flag					
	Р		Parity Flag. Set/cleared by hardware each instruction cycle to				iction cycle to	

EO (Extended Operation Register) : A2H

7	6	5	4	3	2	1	0
-	-	-	TRAP_EN	-	DPSEL2	DPSEL1	DPSEL0
R	R	R	RW	R	RW	RW	RW
						I	nitial value : 00H

TRAP_EN	Select the instruction				
	0 S	elect MOVC	@(DPTR++), A	
	1 S	elect Softwa	re TRAP ins	truction	
DPSEL[2:0]	Select Banked Data Point Register				
	DPSEL2	DPSEL1	DPSEL0		
	0	0	0	DPTR0	
	0	0	1	DPTR1	
	Reserved -				

9. I/O Ports

9.1 I/O Ports

The MC96F4548 has six I/O ports (P0 ~ P5). Each port can be easily configured by software as I/O pin, internal pull up and open drain pin to meet various system configurations and design requirements. Also P0, P5 include function that can generate interrupt according to change of state of the pin.

9.2 Port Register

9.2.1 Data Register (Px)

Data Register is a bidirectional I/O port. If ports are configured as output ports, data can be written to the corresponding bit of the Px. If ports are configured as input ports, the data can be read from the corresponding bit of the Px.

9.2.2 Direction Register (PxIO)

Each I/O pin can independently used as an input or an output through the PxIO register. Bits cleared in this read/write register will select the corresponding pin in Px to become an input, setting a bit sets the pin to output. All bits are cleared by a system reset.

9.2.3 Pull-up Resistor Selection Register (PxPU)

The on-chip pull-up resistor can be connected to them in 1-bit units with a pull-up resistor selection register (PxPU). The pull-up register selection controls the pull-up resister enable/disable of each port. When the corresponding bit is 1, the pull-up resister of the pin is enabled. When 0, the pull-up resister is disabled. All bits are cleared by a system reset. Pull-up operation is only enable in input mode.

9.2.4 Open-drain Selection Register (PxOD)

There is internally open-drain selection register (PxOD) in P0 ~ PA. The open-drain selection register controls the open-drain enable/disable of each port. Ports become push-pull by a system reset. You should connect an external resistor in open-drain output mode.

9.2.5 Debounce Enable Register (PxDB)

P0 ~ P5 support debounce function. Debounce time of each ports has 5us

9.2.6 Port 2 Selection Register (PSR2)

PSR2 register setect ports P2 attribute to analog-to-digital converter (A/D)s or general I/O port. PSR2 registers prevent the input leakage current when ports are connected to analog inputs. If the bit of PSR2 is '1', the dynamic current path of the schmitt OR gate of the port is cut off and the digital input of the corresponding port is always '0'.

9.2.7 Register Map

Table 9-1 Register Map

Name	Address	Dir	Default	Description
P0	80H	R/W	00H	P0 Data Register
P0IO	89H	R/W	00H	P0 Direction Register
P0PU	2F00H	R/W	00H	P0 Pull-up Resistor Selection Register
P0OD	2F0CH	R/W	00H	P0 Open-drain Selection Register
P0DB	2F18H	R/W	00H	P0 Debounce Enable Register
P1	88H	R/W	00H	P1 Data Register
P1IO	92H	R/W	00H	P1 Direction Register
P1PU	2F01H	R/W	00H	P1 Pull-up Resistor Selection Register
P10D	2F0DH	R/W	00H	P1 Open-drain Selection Register
P1DB	2F19H	R/W	00H	P1 Debounce Enable Register
P2	90H	R/W	00H	P2 Data Register
P2IO	99H	R/W	00H	P2 Direction Register
P2PU	2F02H	R/W	00H	P2 Pull-up Resistor Selection Register
P2OD	2F0EH	R/W	00H	P2 Open-drain Selection Register
P2DB	2F1AH	R/W	00H	P2 Debounce Enable Register
P3	98H	R/W	00H	P3 Data Register
P3IO	A1H	R/W	00H	P3 Direction Register
P3PU	2F03H	R/W	00H	P3 Pull-up Resistor Selection Register
P3OD	2F0FH	R/W	00H	P3 Open-drain Selection Register
P3DB	2F1BH	R/W	00H	P3 Debounce Enable Register
P4	A0H	R/W	00H	P4 Data Register
P4IO	B1H	R/W	00H	P4 Direction Register
P4PU	2F04H	R/W	00H	P4 Pull-up Resistor Selection Register
P4OD	2F10H	R/W	00H	P4 Open-drain Selection Register
P4DB	2F1CH	R/W	00H	P4 Debounce Enable Register
P5	B0H	R/W	00H	P5 Data Register
P5IO	В9Н	R/W	00H	P5 Direction Register
P5PU	2F05H	R/W	00H	P5 Pull-up Resistor Selection Register
P5OD	2F11H	R/W	00H	P5 Open-drain Selection Register
P5DB	2F1DH	R/W	00H	P5 Debounce Enable Register
TODE				

9.3 Px Port

9.3.1 Px Port Description

Px ports(P0, P1, P2, P3, P4, P5) are 8-bit General purpose I/O ports. Px control registers consist of Data register (Px), direction register (PxIO), debounce enable register (PxDB), pull-up register selection register (PxPU), open-drain selection register (PxOD). Remark) $X \Rightarrow 0, 1,2,3,4 \text{ or } 5$

9.3.2 Register description for Px

7	6	5	4	3	2	1	0
Px7	Px6	Px5	Px4	Px3	Px2	Px1	Px0
RW	RW	RW	RW	RW	RW	RW	RW
							Initial value : (
	Px[]	7:0]	I/O Data				
(Px Dire	ction Regi	ister) : 89H,	91H, 99H, A	1H, B1H, B9	ЭH		
7	6	5	4	3	2	1	0
x710	Px6IO	Px5IO	Px4IO	Px3IO	Px210	Px1IO	Px0IO
RW	RW	RW	RW	RW	RW	RW	RW
							Initial value : (
	Pxl	0[7:0]	Px data I/O d	irection			
		•[]	0 Inpu				
			1 Outp				
		Pasistar Sa	lection Regis				
	-		-	-			_
7	6	5	4	3	2	1	0
x7PU	Px6PU	Px5PU	Px4PU	PX3PU	Px2PU	Px1PU	Px0PU
RW	RW	RW	RW	RW	RW	RW	RW
							Initial value : (
	PxF	PU[7:0]	Configure pul	ll-up resistor o	of Px port		
			0 Disa	hla			
			0 Disa	bie			
			1 Enal				
	P4 i	s affected k	1 Enal	ble	N-type open	drain	
) (Px Op			-	ole ster that is		drain	
	en-drain S	election Re	1 Enat by P4PU regi egister) : 2F0	ole ster that is CH ~ 2F11H	1		0
7	en-drain S 6	election Re	1 Enal by P4PU regi egister) : 2F0 4	ole ster that is CH ~ 2F11H 3	1 2	1	0 Px00D
7 x7OD	en-drain S 6 Px6OD	selection Re 5 Px5OD	1 Enat by P4PU regi egister) : 2F0 4 Px4OD	ole ster that is CH ~ 2F11F 3 Px3OD	2 Px2OD	1 Px10D	Px0OD
7	en-drain S 6	election Re	1 Enal by P4PU regi egister) : 2F0 4	ole ster that is CH ~ 2F11H 3	1 2	1 Px1OD RW	Px0OD RW
7 x7OD	en-drain S 6 Px6OD RW	election Re 5 Px50D RW	1 Enat by P4PU regi egister) : 2F0 4 Px4OD RW	ster that is CH ~ 2F11F 3 Px3OD RW	2 Px2OD RW	1 Px1OD RW	Px0OD
7 x7OD	en-drain S 6 Px6OD RW	selection Re 5 Px5OD	1 Enal py P4PU regi egister) : 2F0 4 Px4OD RW Configure ope	ster that is CH ~ 2F11F 3 Px3OD RW en-drain of P>	2 Px2OD RW	1 Px1OD RW	Px0OD RW
7 x7OD	en-drain S 6 Px6OD RW	election Re 5 Px50D RW	1 Enab py P4PU regi egister) : 2F0 4 Px4OD RW Configure opt 0 Disa	ter that is CH ~ 2F11H 3 Px3OD RW en-drain of Px ble	2 Px2OD RW	1 Px1OD RW	Px0OD RW
7 x7OD	en-drain S 6 Px6OD RW PxC	Selection Re 5 Px5OD RW DD[7:0]	1 Enal py P4PU regi egister) : 2F0 4 Px4OD RW Configure opt 0 Disa 1 Enal	ster that is CH ~ 2F11H 3 Px3OD RW en-drain of P> ble ble	2 Px2OD RW c port	1 Px1OD RW	Px0OD RW
7 x7OD RW	en-drain S 6 Px6OD RW PxC PxC	Selection Re 5 Px5OD RW DD[7:0]	1 Enab py P4PU reginster) : 2F0 4 Px4OD RW Configure option 0 Disa 1 Enable py P4OD reginsterior	en-drain of P ble ster that is CH ~ 2F11F 3 Px3OD RW en-drain of P ble ble ster that is	2 Px2OD RW c port	1 Px1OD RW	Px0OD RW
7 x7OD RW	en-drain S 6 Px6OD RW PxC PxC	Selection Re 5 Px5OD RW DD[7:0]	1 Enal py P4PU regi egister) : 2F0 4 Px4OD RW Configure opt 0 Disa 1 Enal	en-drain of P ble ster that is CH ~ 2F11F 3 Px3OD RW en-drain of P ble ble ster that is	2 Px2OD RW c port	1 Px1OD RW	Px0OD RW
7 x7OD RW	en-drain S 6 Px6OD RW PxC PxC	Selection Re 5 Px5OD RW DD[7:0]	1 Enab py P4PU reginster) : 2F0 4 Px4OD RW Configure option 0 Disa 1 Enable py P4OD reginsterior	en-drain of P ble ster that is CH ~ 2F11F 3 Px3OD RW en-drain of P ble ble ster that is	2 Px2OD RW c port	1 Px1OD RW	Px0OD RW
7 x7OD RW B (Px Del	en-drain S 6 Px6OD RW PxC PxC P4 is bounce En	5 Px5OD RW DD[7:0] s affected to bable Regist	1 Enablish egister) : 2F0 4 egister) : 2F0 4 Px4OD RW Configure ope 0 0 Disa 1 Enablish ey P4OD regination 1 ey P4OD regination 1 ey P4OD regination 1	en-drain of P> ble ster that is CH ~ 2F11H 3 Px3OD RW en-drain of P> ble ble ster that is ~ 2F1DH	2 Px2OD RW c port	1 Px1OD RW	Px0OD RW Initial value : (
7 x7OD RW B (Px Del 7	en-drain S 6 Px6OD RW PxC PxC P4 i: bounce En 6	election Re 5 Px5OD RW DD[7:0] s affected k hable Regist 5	1 Enab py P4PU regi egister) : 2F0 4 Px4OD RW Configure opt 0 Disa 1 Enab py P4OD regi ter) : 2F18H 4 4	ster that is CH ~ 2F11F 3 Px3OD RW en-drain of P> ble ble ble ster that is ~ 2F1DH 3	2 Px2OD RW c port N-type oper 2	1 Px1OD RW	Px0OD RW Initial value : (
7 x7OD RW B (Px Del 7 x7DB	en-drain S 6 Px6OD RW PxC PxC P4 is bounce En 6 Px6DB	5 Px5OD RW DD[7:0] s affected to bable Regist 5 Px5DB	1 Enab py P4PU regi egister) : 2F0 4 Px4OD RW Configure opt 0 Disa 1 Enab py P4OD regi ter) : 2F18H - 4 Px4DB	ster that is CH ~ 2F11H 3 Px3OD RW en-drain of Px ble ble ster that is ~ 2F1DH 3 Px3DB	2 Px2OD RW oport N-type oper 2 Px2DB	1 Px1OD RW drain 1 Px1DB RW	Px0OD RW Initial value : (0 Px0DB
7 x7OD RW B (Px Del 7 x7DB	en-drain S 6 Px6OD RW PxC PxC P4 is bounce En 6 Px6DB RW	5 Px5OD RW DD[7:0] s affected to bable Regist 5 Px5DB	1 Enab py P4PU regi egister) : 2F0 4 Px4OD RW Configure opt 0 Disa 1 Enab py P4OD regi ter) : 2F18H - 4 Px4DB	ster that is CH ~ 2F11H 3 Px3OD RW en-drain of Px ble ble ster that is ~ 2F1DH 3 Px3DB RW	2 Px2OD RW c port N-type oper 2 Px2DB RW	1 Px1OD RW drain 1 Px1DB RW	Px0OD RWV Initial value : (Px0DB RWV
7 x7OD RW B (Px Del 7 x7DB	en-drain S 6 Px6OD RW PxC PxC P4 is bounce En 6 Px6DB RW	belection Re 5 Px5OD RW DD[7:0] s affected k bable Regist 5 Px5DB RW	1 Enab py P4PU regi egister) : 2F0 4 Px4OD RW Configure opt 0 Disa 1 Enab py P4OD regi ter) : 2F18H - 4 Px4DB RW	ster that is CH ~ 2F11H 3 Px3OD RW en-drain of Px ble ble ster that is ~ 2F1DH 3 Px3DB RW	2 Px2OD RW c port N-type oper 2 Px2DB RW	1 Px1OD RW drain 1 Px1DB RW	

Px (Px Data Register) : 80H, 88H, 90H, 98H, A0H, B0H

PSR2 (P2 Port Selection Register) : 2F50H

7	6	5	4	3	2	1	0
PSR07	PSR06	PSR05	PSR04	PSR03	PSR02	PSR01	PSR00
RW	RW	RW	RW	RW	RW	RW	RW
						I	nitial value : 00
	PSI	R2[7:0]	P20~P27por	t selection reg	ister		
			0 Disa	able analog ch	annel AN[7:0]		
			1 Ena	ble analog cha	annel AN[7:0].		

9.3.3 nTEST Description

This port is ready for entering debug system and write/read flash program by OCD ISP program. The nTESTpin needs about 1 K pull-up register while connecting to debugger. It desn't need the 1K at normal operation mode due to internal pull-up register.

The figure 9-1 is the application circuit diagram at debugging mode




Figure 9-1 OCD Debugger and MCU connection diagram

10. Interrupt Controller

10.1 Overview

The MC96F4548 supports up to 28 interrupt sources. The interrupts have separate enable register bits associated with them, allowing software control. They can also have four levels of priority assigned to them. The non-maskable interrupt source is always enabled with a higher priority than any other interrupt source, and is not controllable by software. The interrupt controller has following features:

- receive the request from 28 interrupt source
- 8 group priority
- 4 priority levels
- Multi Interrupt possibility
- If the requests of different priority levels are received simultaneously, the request of higher priority level is serviced
- Each interrupt source can control by EA bit and each IEx bit
- Interrupt latency: 5~8 machine cycles in single interrupt system

The non-maskable interrupt is always enabled. The maskable interrupts are enabled through five pair of interrupt enable registers (IE, IE1, IE2, IE3, IE4). Bits of IE, IE1, IE2, IE3, IE4 register each individually enable/disable a particular interrupt source. Overall control is provided by bit 7 of IE (EA). When EA is set to '0', all interrupts are disabled: when EA is set to '1', interrupts are individually enabled or disabled through the other bits of the interrupt enable registers. The MC96F4548 supports a four-level priority scheme. Each maskable interrupt is individually assigned to one of four priority levels by writing to IP or IP1.

Interrupt default mode is level-trigger basically but if needed, it is able to change edge-trigger mode. Table 10-1 shows the Interrupt Group Priority Level that is available for sharing interrupt priority. Priority sets two bit which is to IP and IP1 register about group. Interrupt service routine services higher priority. If two requests of different priority levels are received simultaneously, the request of higher priority level is serviced. If the request of same or lower priority level is received, that request is not serviced.

Interrupt Group	Highest			Lowest	
0 (Bit0)	Interrupt0	Interrupt8	Interrupt16	Interrupt24	Highest
1 (Bit1)	Interrupt1	Interrupt9	Interrupt17	Interrupt25	
2 (Bit2)	Interrupt2	Interrupt10	Interrupt18	Interrupt26	
3 (Bit3)	Interrupt3	Interrupt11	Interrupt19	Interrupt27	
4 (Bit4)	Interrupt4	Interrupt12	Interrupt20		
5 (Bit5)	Interrupt5	Interrupt13	Interrupt21		
6 (Bit6)	Interrupt6	Interrupt14	Interrupt22		
7 (Bit7)	Interrupt7	Interrupt15	Interrupt23		♦ Lowest

Table 10-1 Interrupt Group Priority Level

10.2 External Interrupt

The external interrupt on EXT_INT0, EXT_INT1, EXT_INT2, EXT_INT3, EXT_INT4, EXT_INT5, EXT_INT6 and EXT_INT7 pins receive various interrupt request depending on the edge selection register EIEDGE (External Interrupt Edge register) and EIPOLA (External Interrupt Priority register) as shown in Figure 10-1. Also each external interrupt source has control setting bits. The EIFLAG (External interrupt flag register) register provides the status of external interrupts.




Figure 10-1 External Interrupt Description

10.3 Block Diagram




Figure 10-2 Block Diagram of Interrupt

10.4 Interrupt Vector Table

The interrupt controller supports 28 interrupt sources as shown in the Table 10-2 below. When interrupt becomes service, long call instruction (LCALL) is executed in the vector address. Interrupt request 28 has a decided priority order.

Interrupt Source	Symbol	Interrupt Enable Bit	Priority	Mask	Vector Address
Hardware Reset	RESETB	0	0	Non-Maskable	0000H
IR	INT0	IE0.0	1	Maskable	0003H
External Interrupt 0	INT1	IE0.1	2	Maskable	000BH
External Interrupt 1	INT2	IE0.2	3	Maskable	0013H
External Interrupt 2	INT3	IE0.3	4	Maskable	001BH
External Interrupt 3	INT4	IE0.4	5	Maskable	0023H
CEC	INT5	IE0.5	6	Maskable	002BH
UART0 Rx	INT6	IE1.0	7	Maskable	0033H
UART0Tx	INT7	IE1.1	8	Maskable	003BH
SPI	INT8	IE1.2	9	Maskable	0043H
I2C0	INT9	IE1.3	10	Maskable	004BH
UART1 Rx	INT10	IE1.4	11	Maskable	0053H
UART1 Tx	INT11	IE1.5	12	Maskable	005BH
TO	INT12	IE2.0	13	Maskable	0063H
T1	INT13	IE2.1	14	Maskable	006BH
T2	INT14	IE2.2	15	Maskable	0073H
T3	INT15	IE2.3	16	Maskable	007BH
T4	INT16	IE2.4	17	Maskable	0083H
ADC	INT17	IE2.5	18	Maskable	008BH
EEPROM	INT18	IE3.0	19	Maskable	0093H
WT	INT19	IE3.1	20	Maskable	009BH
WDT	INT20	IE3.2	21	Maskable	00A3H
BIT	INT21	IE3.3	22	Maskable	00ABH
I2C1	INT22	IE3.4	23	Maskable	00B3H
EXTLV Interrupt	INT23	IE3.5	24	Maskable	00BBH
External Interrupt 4	INT24	IE4.0	25	Maskable	00C3H
External Interrupt 5	INT25	IE4.1	26	Maskable	00CBH
External Interrupt 6	INT26	IE4.2	27	Maskable	00D3H
External Interrupt 7	INT27	IE4.3	28	Maskable	00DBH

Table 10-2 Interrupt Vector Address Table

For maskable interrupt execution, first EA bit must set '1' and specific interrupt source must set '1' by writing a '1' to associated bit in the IEx. If interrupt request is received, specific interrupt request flag set '1'. And it remains '1' until CPU accepts interrupt. After that, interrupt request flag will be cleared automatically.

10.5 Interrupt Sequence

An interrupt request is held until the interrupt is accepted or the interrupt latch is cleared to '0' by a reset or an instruction. Interrupt acceptance always generates at last cycle of the instruction. So instead of fetching the current instruction, CPU executes internally LCALL instruction and saves the PC stack. For the interrupt service routine, the interrupt controller gives the address of LJMP instruction to CPU. After finishing the current instruction, at the next instruction to go interrupt service routine needs 5~8 machine cycle and the interrupt service task is terminated upon execution of an interrupt return instruction [RETI]. After generating interrupt, to go to interrupt service routine, the following process is progressed





Figure 10-3 Interrupt Vector Address Table

10.6 Effective Timing after Controlling Interrupt bit



Case a) Control Global Interrupt Mask Enable Flag (EA bit).

Figure 10-4 Interrupt flag result effective Timing

Case b) Control Interrupt Enable Register (IE, IE1, IE2, IE3, IE4)




Figure 10-5 Interrupt Enable Register effective Timing

10.7 Multi Interrupt

If two requests of different priority levels are received simultaneously, the request of higher priority level is serviced. If requests of the interrupt are received at the same time simultaneously, an interrupt polling sequence determines by hardware which request is serviced. However, multiple processing through software for special features is possible.




Figure 10-6 Execution of Multi Interrupt

Following example is shown to service INT0 routine during INT1 routine in Figure 10-6. In this example, INT0 interrupt priority is higher than INT1 interrupt priority. If some interrupt is lower than INT1 priority, it can't service its interrupt routine.

Example) Software Multi Interrupt:

INT1:	MOV	IE, #81H	; Enable INT0 only
	MOV	IE1, #00H	; Disable other
	:		
	MOV	IE, #0FFH	; Enable all Interrupts
	MOV	IE1, #0FFH	
	RETI		

10.8 Interrupt Enable Accept Timing




Figure 10-7 Interrupt Response Timing Diagram

10.9 Interrupt Service Routine Address






Figure 10-8 Correspondence between vector Table address and the entry address of ISP

10.10 Saving/Restore General-Purpose Registers





10.11 Interrupt Timing




Figure 10-10 Timing chart of Interrupt Acceptance and Interrupt Return Instruction

Interrupt source sampled at last cycle of the command. When sampling interrupt source, it is decided to low 8-bit of interrupt vector. M8051W core makes interrupt acknowledge at first cycle of command, executes long call to jump interrupt routine as INT_VEC.

Note) command cycle C?P?: L=Last cycle, 1=1st cycle or 1st phase, 2=2nd cycle or 2nd phase

10.12 Interrupt Register Overview

10.12.1 Interrupt Enable Register (IE, IE1, IE2, IE3, IE4)

Interrupt enable register consists of Global interrupt control bit (EA) and peripheral interrupt control bits. Totally 32 peripheral are able to control interrupt.

10.12.2 Interrupt Priority Register (IP, IP1)

The 32 interrupt divides 8 groups which have each 4 interrupt sources. A group can decide 4 levels interrupt priority using interrupt priority register. Level 3 is the high priority, while level 0 is the low priority. Initially, IP, IP1 reset value is '0'. At that initialization, low interrupt number has a higher priority than high interrupt number. If decided the priority, low interrupt number has a higher priority than high interrupt number in that group.

10.12.3 External Interrupt Flag Register (EIFLAG)

The external interrupt flag register is set to '1' when the external interrupt generating condition is satisfied. The flag is cleared when the interrupt routine is executed. Alternatively, the flag can be cleared by writing a '0' to it.

10.12.4 External Interrupt Edge Register (EIEDGE)

The External interrupt edge register determines which type of edge or level sensitive interrupt. Initially, default value is level. For level, write '0' to related bit. For edge, write '1' to related bit.

10.12.5 External Interrupt Polarity Register (EIPOLA)

According to EIEDGE register, the external interrupt polarity (EIPOLA) register has a different meaning. If EIEDGE is level type, EIPOLA is able to have Low/High level value. If EIEGDE is edge type, EIPOLA is able to have rising/falling edge value.

10.12.6 External Interrupt Both Edge Enable Register (EIBOTH)

When the external interrupt both edge enable register is written to '1', the corresponding external pin interrupt is enabled by both edges. Initially, default value is disabled.

10.12.7 External Interrupt Enable Register (EIENAB)

When the external interrupt enable register is written to '1', the corresponding external pin interrupt is enabled. The EIEDGE and EIPOLA register defines whether the external interrupt is activated on rising or falling edge or level sensed.

10.12.8 Register Map

Name	Address	Dir	Default	Description
IE	A8H	R/W	00H	Interrupt Enable Register
IE1	A9H	R/W	00H	Interrupt Enable Register 1
IE2	AAH	R/W	00H	Interrupt Enable Register 2
IE3	ABH	R/W	00H	Interrupt Enable Register 3
IE4	ACH	R/W	00H	Interrupt Enable Register 4
IP	B8H	R/W	00H	Interrupt Polarity Register
IP1	F8H	R/W	00H	Interrupt Polarity Register 1
EIFLAG	A4H	R/W	00H	External Interrupt Flag Register
EIEDGE	A5H	R/W	00H	External Interrupt Edge Register
EIPOLA	A6H	R/W	00H	External Interrupt Polarity Register
EIBOTH	A7H	R/W	00H	External Interrupt Both Edge Register
EIENAB	АЗН	R/W	00H	External Interrupt Enable Register

Table 10-3 Register Map`

10.13 Interrupt Register Description

The Interrupt Register is used for controlling interrupt functions. Also it has External interrupt control registers. The interrupt register consists of Interrupt Enable Register (IE), Interrupt Enable Register 1 (IE1), Interrupt Enable Register 2 (IE2), Interrupt Enable Register 3 (IE3) and Interrupt Enable Register 4 (IE4). For external interrupt, it consists of External Interrupt Flag Register (EIFLAG), External Interrupt Edge Register (EIEDGE), External Interrupt Polarity Register (EIPOLA) and External Interrupt Enable Register (EIENAB).

10.13.1 Register description for Interrupt

7	6	5	4	3	2	1	0	
EA	-	INT5E	INT4E	INT3E	INT2E	INT1E	INTOE	
RW	-	RW	RW	RW	RW	RW	RW	
						I	nitial value : 00H	
	EA		Enable or dis	able all interru	upt bits			
			0 All II	nterrupt disabl	е			
			1 All Ir	nterrupt enable	e			
	INT	5E	Enable or disable CEC Interrupt					
			0 Disable					
			1 Ena	ble				
	INT	4E	Enable or dis	able External	Interrupt 3			
			0 Disable					
			1 Ena	ble				
	INT	3E	Enable or dis	able External	Interrupt 2			
			0 Disa	ble				
			1 Ena	ble				

IE (Interrupt Enable Register) : A8H

INT2E	Enable	or disable External Interrupt 1
	0	Disable
	1	Enable
INT1E	Enable of	or disable External Interrupt 0
	0	Disable
	1	Enable
INT0E	Enable of	or disable IR Interrupt
	0	Disable
	1	Enable

IE1 (Interrupt Enable Register 1) : A9H

7	6	5	4	3	2	1	0
-	-	INT11E	INT10E	INT9E	INT8E	INT7E	INT6E
-	-	RW	RW	RW	RW	RW	RW
						I	nitial value : 00H
	INT	11E	Enable or dis	able UART1			
			0 Disa	ble			
			1 Ena	ble			
	INT	10E	Enable or dis	able UART1 F	Rx Interrupt		
			0 Disa	ble			
			1 Ena				
	INT	9E		able I2C0 Inte	errupt		
			0 Disa				
			1 Enable				
	INT	8E	Enable or disable SPI Interrupt				
			0 Disa	ble			
			1 Ena	ble			
	INT	7E	Enable or dis	able UART0 1	Tx Interrupt		
			0 Disa	ble			
			1 Ena	ble			
	INT	6E	Enable or dis	able UART0 F	Rx Interrupt		
			0 Disa	ble			
			1 Ena	ble			

IE2 (Interrupt Enable Register 2) : AAH

7	6	5	4	3	2	1	0
-	-	INT17E	INT16E	INT15E	INT14E	INT13E	INT12E
-	-	RW	RW	RW	RW	RW	RW
							nitial value : 00H
	INT	17E	Enable or dis	able ADC Inte	errupt		
			0 Disa	ble			
			1 Ena	ble			
	INT	16E	Enable or dis	able Timer 4 I	nterrupt		
			0 Disa	ble			
			1 Ena	ble			

INT15E	Enable	or disable Timer 3 Interrupt
	0	Disable
	1	Enable
INT14E	Enable	or disable Timer 2 Interrupt
	0	Disable
	1	Enable
INT13E	Enable	or disable Timer 1 Interrupt
	0	Disable
	1	Enable
INT12E	Enable	or disable Timer 0 Interrupt
	0	Disable
	1	Enable

IE3 (Interrupt Enable Register 3) : ABH

7	6	5	4	3	2	1	0
-	-	INT23E	INT22E	INT21E	INT20E	INT19E	INT18E
R	R	RW	RW	RW	RW	RW	RW
							nitial value : 00H
	INT	23E	Enable or dis	able EXTLV I	nterrupt		
			0 Disa	able			
			1 Ena	ble			
	INT	22E	Enable or dis	able I2C1 Inte	errupt		
			0 Disa	able			
			1 Ena	ble			
	INT	21E	Enable or dis	able BIT Inter	rupt		
			0 Disa	able			
			1 Ena	ble			
	INT	20E	Enable or disable WDT Interrupt				
			0 Disa	able			
			1 Ena	ble			
	INT	19E	Enable or dis	able WT Inter	rupt		
			0 Disa	able			
			1 Ena	ble			
	INT	18E	Enable or dis	able EEPRON	A Interrupt		
			0 Disa	able			
			1 Ena	ble			

IE4 (Interrupt Enable Register 4) : ACH

7	6	5	4	3	2	1	0	
-	-	-	-	INT27E	INT26E	INT25E	INT24E	
R	R	R	R	RW	RW	RW	R/W	
						I	nitial value : 00H	
	INT	27E	Enable or dis	able External	Interrupt 7			
			0 Disable					
			1 Ena	ble				

INT26E	Enable or disable External Interrupt 6						
		n uisable External interrupt o					
	0	Disable					
	1	Enable					
INT25E	Enable or disable External Interrupt 5						
	0	Disable					
	1	Enable					
INT24E	Enable of	or disable External Interrupt 4					
	0	Disable					
	1	Enable					

IP (Interrupt Priority Register) : B8H

7	6	5	4	3	2	1	0	
IP7	IP6	IP5	IP4	IP3	IP2	IP1	IP0	
RW								
						I	nitial value : 00	Н

IP1 (Interrupt Priority Register 1) : F8H

7	6	5	4	3	2	1	0
IP17	IP16	IP15	IP14	IP13	IP12	IP11	IP10
RW							
						I	nitial value : 00H

IP[7:0],	Select I	Select Interrupt Group Priority					
IP1[7:0]	IP1x	IPx	Description				
	0	0	level 0 (lowest)				
	0	1	level 1				
	1	0	level 2				
	1	1	level 3 (highest)				

EIFLAG (External Interrupt Flag Register) : A4H

7	6	5	4	3	2	1	0
FLAG7	FLAG6	FLAG5	FLAG4	FLAG3	FLAG2	FLAG1	FLAG0
RW							
						I	nitial value : 00H

FLAG[7:0]

If External Interrupt is occurred, the flag becomes '1'. The flag can be cleared by writing a '0' to bit

- 0 External Interrupt not occurred
- 1 External Interrupt occurred

EXT_INT0 -> FLAG0,, EXT_INT7->FLAG7

EIEDGE (External Interrupt Edge Register) : A5H

7	6	5	4	3	2	1	0		
EDGE7	EDGE6	EDGE5	EDGE4	EDGE3	EDGE2	EDGE1	EDGE0		
RW	RW	RW	RW	RW	RW	RW	RW		
Initial value : 00H									
	ED	GE[7:0]	occur.	which type of el (default)	f edge or lev	el sensitive ir	nterrupt may		

Edge

1

EXT_INT0 -> EDGE0,, EXT_INT7->EDGE7

EIPOLA (External Interrupt Polarity Register) : A6H

POLA[7:0]

7	6	5	4	3	2	1	0
POLA7	POLA6	POLA5	POLA4	POLA3	POLA2	POLA1	POLA0
RW							

Initial value : 00H

According to EIEDGE, External interrupt polarity register has a different means. If EIEDGE is level type, external interrupt polarity is able to have Low/High level value. If EIEGDE is edge type, external interrupt polarity is able to have rising/ falling edge value.

Level case:

- 0 When High level, Interrupt occurred (default)
- 1 When Low level, Interrupt occurred Edge case:
- 0 When Rising edge, Interrupt occurred (default)
- 1 When Falling edge, Interrupt occurred

EXT_INT0 -> POLA0,, EXT_INT7->POLA7

EIBOTH (External Interrupt Both Edge Enable Register) : A7H

7	6	5	4	3	2	1	0
BOTH7	BOTH6	BOTH 5	BOTH4	BOTH3	BOTH2	BOTH 1	BOTH0
RW	RW	RW	RW	RW	RW	RW	RW

Initial value : 00H

BOTH[7:0] Determines which type of interrupt may occur, EIBOTH or EIEDGE+EIPOLA. if EIBOTH is enable, EIEDGE and EIPOLA register value don't matter

- 0 Disable (default)
 - Enable

1

EXT_INT0 -> BOTH0,, EXT_INT7->BOTH7

EIENAB (External Interrupt Enable Register) : A3H

7	6	5	4	3	2	1	0
ENAB7	ENAB6	ENAB5	ENAB4	ENAB3	ENAB2	ENAB1	ENAB0
RW							

Initial value : 00H

ENAB[7:0]

Control External Interrupt

0 Disable (default)

Enable

1

EXT_INT0 -> ENAB0,, EXT_INT7->ENAB7

11. Peripheral Hardware


11.1 Clock Generator

11.1.1 Overview

As shown in Figure 11-1, the clock generator produces the basic clock pulses which provide the system clock to be supplied to the CPU and the peripheral hardware. The system colock source get from three kinds of resources

- Internal RING OSC (4Mhz)
- External crystal at Xin and Xout pin (1~ 16MHz)
- Sub crystal at SUBxin and SUBxout pins (32.768Khz, the resource of real time clock especially)

The default system clock after power on is RING-OSC Oscillator(4Mhz). It is clock resource to have quickly stable oscillation at POR or RESET active and provide system clock source to CPU and an other peripheral block. It is also clock source of BIT, WDT and ports de-bounce that control system stabilization. After the system operation start with RING OSC, an application software change system clock source to Main or SUB OSC + PLL with clock control registers.



11.1.2 Block Diagram

Figure 11-1 Clock Generator Block Diagram

11.1.3 CPU clock and Peripherals Clock

Almost MC96F4548 blocks (CPU and Peripherals) are operating by System clock but a few of Peripherals block source are directly supplied from clock source.




Figure 11-2 Clock source for operating block

The peripheral block that is not operated by system clock source((F sclk)

- RING-OSC (4Mhz internal)

Bit counter block

Watch Dog Timer block

- SUB clock (32.768Khz)
 - Watch Timer block

CEC block (optional SUBCLK_EN bit on CEC_CONF1 register (XSFR address: 2F63h) H/W IR clock (optional SUBCLK_EN bit on IRC_CONF register (XSFR address:2F4Ch) (In case of Power down mode (STOP mode), wake up source)

X'Tal (only power Stop mode, and enable Main OSC block(XSTOP = '0')
 Watch Timer block
 CEC block

H/W IR clock

11.1.4 Register Map

Table 11-1 Register Map

Name	Address	Dir	Default	Description
SCCR	8AH	R/W	04H	System Clock Control Register
PLLCR	D9H	R/W	00H	PLL Control Register

11.1.5 Clock Control Register description

The Clock Control Register is to select clock source for system operation. This register operation depends on Oscillation resource and system configure option register(FUSE_CONFIG).

. It should to set SXINEN bit, XINENA bit on FUSE_CONFIG register to use External clock source(Crystal Oscillator (1~16MHz) or/and Sub-Clock Crystal Oscillator (32.768 KHz)).

<u>Especially for Main Crystal Oscillator application, the bit (XOFF) on SCCR has to be "0" (X-Tal</u> <u>Oscillation enable) before changing clock souce.</u>

Note) Before changing system clock source with the bits (CS[1:0]), please check SXINEN, XINENA [bit 4, 5] on FUSE_CONFIG and XOFF [bit 2] on SCCR.

11.1.6 Register description for Clock Control

SCCR (System and Clock Control Register) : 8AH

7	6	5	4	3	2	1	0			
STOP1	-	PSTOP	CBYS	XSTOP	XOFF	CS1	CS0			
RW	-	RW	RW	RW	RW	RW	RW			
						I	nitial value : 04H			
	STOP1		The operation of RING Oscillation at stop mode							
			0 Ring	-Oscillator is o	disabled at sto	op mode (=ST	OP2)			
			1 Ring	-Oscillator is e	enabled at sto	p mode (=ST	OP1)			
	PST	ГОР	•	n of PLL Oscil clock is frozer						
			0 PLL	Oscillation en	able at stop m	node (default)				
			1 PLL Oscillation disable at stop mode							
	CB	YS	It control met	hods of syster	m clock chang	le.				
			STOP condit setting CS[1:	D', clock chang ion. If this bit 0] clear this bit	is '1', the clo	ock change ta	ake place on			
			,	k changed by	, ,					
				k changed by		ing stop mout				
	XST	ГОР	The operation of X-Tal Oscillation at stop mode Note1) Sytem clock is frozen regardless of XSTOP Note1) if XOFF is to '1', XSTOP is fixed to '1'							
			0 X-Ta	al Oscillation e	enable at stop	mode (default	t)			
				al Oscillation d	-					
	XO	XOFF The operation of X-Tal Oscillation See Note 1)								
			0 X-Ta	al Oscillation e	enable					

CS[1:0]		ct system	Dscillation disable (default) clock 'S bit, reflection point is decided
	CS1	CS0	Description
	0	0	fRING (4 MHz)
	0	1	fXIN Main Clock (1~16MHz)
	1	0	fSUB / fPLL (32.768 KHz, 14.75MHz)
	1	1	fSUB / fPLL (32.768 KHz, 14.75MHz)

Note 1. If XINENA bit in FUSE_CONF is to '0', XOFF fixed to '1'
PLLCR (Phase Locked Loop Control Register) : D9H

7	6	5	4	3	2	1	0
PLLSTAT	PLLCKS	PLILOCK	PLLFB		PL	LPD	PLLEN
R	RW	RW	RW	RW	RW	RW	RW
							Initial value : 00
	PLI	STAT	PLL Statu	s flag (read o	nly bit)		
			0 F	PLL output is F	vcoin (32.768KH	lz bypass)	
			1 F	PLL output is F	pll		
	PLI	_CKS	PLLEN not stop i	n the case the	ion control t "1" to use bypas at PLLCKS is "0' y interrupt even	' (32KHz). In	addition, this
			0 F	PLL output is F	vcoin (32.768KH	lz bypass, def	ault)
			1 F	PLL output is F	pll		
	PLI	LOCK	PLL clock	lock status			
			0 F	LL clock is no	ot locked		
			1 F	LL clock is lo	cked		
	PLI	_FB[1:0]	PLL Feed	back Divider o	control		
			PLLFB1	PLLFB0	description		
			0	0	FBdiv = 674		
			0	1	FBdiv = 562		
			1	0	FBdiv = 450		
			1	1	FBdiv = 338		
	PLI	_PD[1:0]	PLL Post	Divider Contro	bl		
			PLLPD1	PLLPD0	description		
			0	0	M = 1		
			0	1	M = 2		
			1	0	M = 4		
			1	1	M = 8		
	PLI	_EN	PLL Enab Note) if S		USE_CONF is to	o '0', PLLEN fi	xed to '0'
			0 F	PLL disable (2	SUB-OSC clock	need for disal	ble, default)
			1 F	LL enable			

Fvco = Fvcoin * FBdiv Fpll = Fvco / M Fvco = (32.768 KHz * 674) = 22.085632 MHz Fvco = (32.768 KHz * 562) = 18.415616 MHz Fvco = (32.768 KHz * 450) = 14.7456 MHz Fvco = (32.768 KHz * 338) = 11.075584 MHz


11.2 BIT

11.2.1 Overview

The MC96F4548 has one 8-bit Basic Interval Timer that is free-run and can't stop. Block diagram is shown in Figure 11-2. In addition, the Basic Interval Timer generates the time base for watchdog timer counting. It also provides a Basic interval timer interrupt (BITF).

The MC96F4548 has these Basic Interval Timer (BIT) features:

- During Power On, BIT gives a stable clock generation time
- On exiting Stop mode, BIT gives a stable clock generation time
- As clock function, time interrupt occurrence



11.2.2 Block Diagram

Figure 11-2 BIT Block Diagram

11.2.3 Register Map

Table 11-2 Register Map

Name	Address	Dir	Default	Description
BCCR	8BH	R/W	05H	BIT Clock Control Register
BITR	8CH	R	00H	Basic Interval Timer Register

11.2.4 Bit Interval Timer Register description

The Bit Interval Timer Register consists of BIT Clock control register (BCCR) and Basic Interval Timer register (BITR). If BCLR bit set to '1', BITR becomes '0' and then counts up. After 1 machine cycle, BCLR bit is cleared as '0' automatically.

11.2.5 Register description for Bit Interval Timer

BCCR (BIT Clock Control Register) : 8BH

7	6	5	4		3	2	1	0
BITF	-	-	-		BCLR	BCK2	BCK1	BCK0
RW	R	R	R		RW	RW	RW	RW
							I	nitial value : 05H
	BIT	F	When B '0' to this		rupt occurs,	this bit becor	mes '1'. For cl	earing bit, write
			0	no gen	eration			
			1	genera	ition			
	BC	LR	If BCLR	Bit is w	ritten to '1',	BIT Counter is	cleared as '0	,
			0	Free R	unning			
			1	Clear C	Counter			
	BC	K[2:0]	Select E	BIT over	flow period	(BIT Clock ≒3	8.9 KHz)	
			BCK2	BCK1	BCK0			
			0	0	0	0.512msec (B	IT Clock * 2)	
			0	0	1	1.024msec		
			0	1	0	2.048msec		
			0	1	1	4.096msec		
			1	0	0	8.192msec		
			1	0	1	16.384msec (default)	
			1	1	0	32.768msec		
			1	1	1	65.536msec		

BITR (Basic Interval Timer Register) : 8CH

7	6	5	4	3	2	1	0	
BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0	
R	R	R	R	R	R	R	R	Ī
						I	nitial value : 0	0H

BIT[7:0]

BIT Counter


11.3 WDT

11.3.1 Overview

The watchdog timer rapidly detects the CPU malfunction such as endless looping caused by noise or the like, and resumes the CPU to the normal state. The watchdog timer signal for detecting malfunction can be selected either a reset CPU or an interrupt request. When the watchdog timer is not being used for malfunction detection, it can be used as a timer to generate an interrupt at fixed intervals. It is possible to use free running 8-bit timer mode (WDTRSON='0') or watch dog timer mode (WDTRSON='1') as setting WDTMR[6] bit. If writing WDTMR[5] to '1', WDT counter value is cleared and counts up. After 1 machine cycle, this bit has '0' automatically. The watchdog timer consists of 8-bit binary counter and the watchdog timer data register. When the value of 8-bit binary counter is equal to the 8 bits of WDTR, the interrupt request flag is generated. This can be used as Watchdog timer interrupt or reset the CPU in accordance with the bit WDTRSON.

The clock source of Watch Dog Timer is BIT overflow output. The interval of watchdog timer interrupt is decided by BIT overflow period and WDTR set value. The equation is as below

WDT Interrupt Interval = (BIT Interrupt Interval) X (WDTR Value+1)



11.3.2 Block Diagram

Figure 11-3 WDT Block Diagram

11.3.3 Register Map

Table 11-3 Register Map

Name	Address	Dir	Default	Description
WDTR	8EH	W	FFH	Watch Dog Timer Register
WDTCR	8EH	R	00H	Watch Dog Timer Counter Register
WDTMR	8DH	R/W	00H	Watch Dog Timer Mode Register

11.3.4 Watch Dog Timer Register description

The Watch dog timer (WDT) Register consists of Watch Dog Timer Register (WDTR), Watch Dog Timer Counter Register (WDTCR) and Watch Dog Timer Mode Register (WDTMR).

11.3.5 Register description for Watch Dog Timer

WDTR (Watch Dog Timer Register: Write Case) : 8EH

7	6	5	4	3	2	1	0
WDTR7	WDTR6	WDTR5	WDTR4	WDTR3	WDTR2	WDTR1	WDTR0
W	W	W	W	W	W	W	W

Initial value : FFH

WDTR[7:0]

Set a period WDT Interrupt Interval=(BIT Interrupt Interval) x(WDTR Value+1)

Note) To guarantee proper operation, the data should be greater than 01H.

WDTCR (Watch Dog Timer Counter Register: Read Case) : 8EH

7	6	5	4	3	2	1	0
WDTCR7	WDTCR6	WDTCR5	WDTCR4	WDTCR3	WDTCR2	WDTCR1	WDTCR0
R	R	R	R	R	R	R	R

Initial value : 00H

WDTCR[7:0] WDT Counter

WDTMR (Watch Dog Timer Mode Register) : 8DH

7	6	5	4	3	2	1	0
WDTEN	WDTRSON	WDTCL	-	-	-	-	WDTIFR
RW	RW	RW	-	-	-	-	RW
							nitial value : 00H

WDTEN	Control	WDT operation
	0	disable
	1	enable
WDTRSON	Control	WDT Reset operation
	0	Free Running 8-bit timer
	1	Watch Dog Timer Reset ON
WDTCL	Clear V	VDT Counter
	0	Free Run
	1	Clear WDT Counter (auto clear after 1 Cycle)
WDTIFR		NDT Interrupt occurs, this bit becomes '1'. For clearing bit, write is bit or auto clear by INT_ACK signal.
	0	WDT Interrupt no generation
	4	M/DT Interment reportion

1 WDT Interrupt generation

11.3.6 WDT Interrupt Timing Waveform





Figure 11-4 WDT Interrupt Timing Waveform

11.4 WT

11.4.1 Overview

The watch timer has the function for RTC (Real Time Clock) operation. It is generally used for RTC design. The internal structure of the watch timer consists of the clock source select circuit, timer counter circuit, output select circuit and watch timer mode register. To operate the watch timer, determine the input clock source, output interval and set WTEN to '1' in watch timer mode register (WTMR). It is able to execute simultaneously or individually. To stop or reset WT, clear the WTEN bit in WTMR register. Even if CPU is STOP mode, sub clock is able to be alive so WT can continue the operation. The watch timer counter circuits may be composed of 21-bit counter which is low 14-bit with binary counter and high 7-bit with auto reload counter in order to raise resolution. In WTR, it can control WT clear and set Interval value at write time, and it can read 7-bit WT counter value at read time.



11.4.2 Block Diagram

Figure 11-5 Watch Timer Block Diagram

11.4.3 Register Map

Table 11-4 Register Map

Name	Address	Dir	Default	Description
WTMR	9DH	R/W	00H	Watch Timer Mode Register
WTR	9EH	W	7FH	Watch Timer Register
WTCR	9EH	R	00H	Watch Timer Counter Register

11.4.4 Watch Timer Register description

The watch timer register (WT) consists of Watch Timer Mode Register (WTMR), Watch Timer Counter Register (WTCR) and Watch Timer Register (WTR). As WTMR is 6-bit writable/readable register, WTMR can control the clock source (WTCK), interrupt interval (WTIN) and function enable/disable (WTEN). Also there is WT interrupt flag bit (WTIFR).

11.4.5 Register description for Watch Timer

7	6	5	4	:	3	2	1	0	
WTEN	-	-	WTIFR	R W	ΠN1	WTIN0	WTCK1	WTCK0	
RW	-	-	RW	R	W	RW	RW	RW	
								Initial value :	
	wт	EN	Control W	atch Timer					
			0 d	isable					
			1 e	nable					
	WT	TIFR	When WT Interrupt occurs, this bit becomes '1'. For clearing bit, write '0' to this bit or auto clear by INT_ACK signal.						
				VT Interrup		-	U		
				VT Interrup	•				
	тw	[IN[1:0]	Determine interrupt interval						
			WTIN1	WTIN0		ription			
			0	0	fwck/	2048			
			0	1	fwck/	8192			
			1	0	fwck/	16384			
			1	1	fwck/	16384 x (7bit)	WT Value)		
	wт	CK[1:0]	Determin	e Source C	Clock				
			WTCK1	WTCK0	desci	ription			
			0	0	fsub				
			0	1	fxin/2	56			
			1	0	fxin/1	28			
			1	1	fxin/6	4			
	Remark:	fxın– Main c	lock oscillati	on frequen	су				
		fsub- Sub cl	ock oscillati	on frequen	су				
		fwck- select	ed Watch Ti	imer clock					

WTMR (Watch Timer Mode Register) : 9DH

WTR (Watch Timer Register: Write Case) : 9EH									
7	6	5	4	3	2	1	0		
WTCL	WTR6	WTR5	WTR4	WTR3	WTR2	WTR1	WTR0		
W	W	W	W	W	W	W	W		
	WT WT	CL R[6:0]	Initial value : 7FH Clear WT Counter 0 Free Run 1 Clear WT Counter (auto clear after 1 Cycle) Set WT period WT Interrupt Interval=(fwck/2^14) x(7bit WT Value+1)						
		1	Note) To guara	ntee proper op	peration, it is g	reater than 07	1H to write WTR.		

WTCR (Watch Timer Counter Register: Read Case) : 9EH

7	6	5	4	3	2	1	0	
	WTCR6	WTCR5	WTCR4	WTCR3	WTCR2	WTCR1	WTCR0	
-	R	R	R	R	R	R	R	
						I	nitial value : 0	ОH

WTCR[6:0] WT Counter

11.5 Timer/PWM

11.5.1 8-bit Timer/Event Counter 0, 1

11.5.1.1 Overview

Timer 0 and timer 1 can be used either two 8-bit timer/counter or one 16-bit timer/counter with combine them. Each 8-bit timer/event counter module has multiplexer, 8-bit timer data register, 8-bit counter register, mode register, input capture register, comparator. For PWM, it has PWM register (T1PPR, T1PDR, T1PWHR).

It has seven operating modes:

- 8 Bit Timer/Counter Mode
- 8 Bit Capture Mode
- 8 Bit Compare Output Mode
- 16 Bit Timer/Counter Mode
- 16 Bit Capture Mode
- 16 Bit Compare Output Mode
- PWM Mode

The timer/counter can be clocked by an internal or external clock source (external EC0). The clock source is selected by clock select logic which is controlled by the clock select (T0CK[2:0], T1CK[1:0]).


- TIMER0 clock source : fX/2, 4, 16, 64, 256, 1024, 4096, EC2
- TIMER1 clock source : fX/1, 2, 16, T0CK

In the capture mode, by EXT_INT0, EXT_INT1, the data is captured into Input Capture Register. The TIMER 0 outputs the compare result to T0 port in 8/16-bit mode. Also the timer 1 outputs the result T1 port in the timer mode and the PWM waveform to PWM3 in the PWM mode.

16 Bit	CAP0	CAP1	PWM1E	T0CK[2:0]	T1CK[1:0]	T0/1_PE	TIMER 0	Timer 1
0	0	0	0	XXX	XX	00	8 Bit Timer	8 Bit Timer
0	0	1	0	111	XX	00	8 Bit Event Counter	8 Bit Capture
0	1	0	0	XXX	XX	01	8 Bit Capture	8 Bit Compare Output
0	0	0	1	XXX	XX	11	8 Bit Timer/Counter	10 Bit PWM
1	0	0	0	XXX	11	00	16 Bit Timer	
1	0	0	0	111	11	00	16 Bit Event Counter	
1	1	1	0	XXX	11	00	16 Bit Capture	
1	0	0	0	XXX	11	01	16 Bit Compare Output	

Table 11-5 Operating Modes of Timer

11.5.1.2 8 Bit Timer/Counter Mode



The 8-bit Timer/Counter Mode is selected by control registers as shown in Figure 11-6.

Figure 11-6 Bit Timer/Event Counter0, 1 Block Diagram

The two 8-bit timers have each counter and data register. The counter register is increased by internal or external clock input. The timer 0 can use the input clock with 2, 4, 8, 32, 128, 512, 2048 prescaler division rates (T0CK[2:0]). The timer 1 can use the input clock with 1, 2, 8 and timer 0 overflow clock (T1CK[1:0]). When the value of T0, 1value and the value of T0DR, T1DR are respectively identical in Timer 0, 1, the interrupt of timer P2, 3 occurs. The external clock (EC2) counts up the timer at the rising edge. If EC0 is selected from T0CK[2:0], EC0 port becomes input port. The timer 1 can't use the external EC0 clock.




Figure 11-7 Timer/Event Counter0, 1 Example




Figure 11-8 Operation Example of Timer/Event Counter0, 1

11.5.1.3 16 Bit Timer/Counter Mode

The timer register is being run with all 16bits. A 16-bit timer/counter register T0, T1 are incremented from 0003H to FFFFH until it matches T0DR, T1DR and then resets to 0000H. the match output generates the Timer 0 interrupt (no timer 1 interrupt). The clock source is selected from T0CK[2:0] and T1CK[1:0] must set 11b and 16BIT bit must set to '1'. The timer 0 is LSB 8-bit, the timer 1 is MSB 8-bit. T0DR must not be 0x00(0x01~0xFF). The 16-bit mode setting is shown as Figure 11-19.




Figure 11-9 16 Bit Timer/Event Counter0 Block Diagram

11.5.1.4 8-Bit Capture Mode

The timer 0, 1 capture mode is set by CAP0, CAP1 as '1'. The clock source can use the internal/external clock. Basically, it has the same function of the 8-bit timer/counter mode and the interrupt occurs at T0, 1 and T0DR, T1DR matching time, respectively. The capture result is loaded into CDR0, CDR1. The T0, T1 value is automatically cleared by hardware and restarts counter.

This timer interrupt in capture mode is very useful when the pulse width of captured signal is wider than the maximum period of timer.

As the EIEDGE and EIPOLA register setting, the external interrupt EXT_INT0, EXT_INT1 function is chosen.

The CDR0, T0 and T0DR are in same address. In the capture mode, reading operation is read the CDR0, not T0DR because path is opened to the CDR0. The CDR1 has the same function.




Figure 11-10 8-bit Capture Mode for Timer0, 1




Figure 11-11 Input Capture Mode Operation of Timer 0, 1




Figure 11-12 Express Timer Overflow in Capture Mode

11.5.1.5 16 Bit Capture Mode

The 16-bit capture mode is the same operation as 8-bit capture mode, except that the timer register uses 16 bits.

The clock source is selected from T0CK[2:0] and T1CK[1:0] must set 11b and 16BIT2 bit must set to '1'. The 16-bit mode setting is shown as Figure 11-13




Figure 11-13 16-bit Capture Mode of Timer 0, 1

11.5.1.6 PWM Mode

The timer 1 has a PWM (pulse Width Modulation) function. In PWM mode, the T1/PWM1 output pin outputs up to 10-bit resolution PWM output. This pin should be configured as a PWM output by set T1_PE to '1'. The period of the PWM output is determined by the T1PPR (PWM period register) + T1PWHR[3:2] + T1PWHR[1:0]

PWM Period = [T1PWHR[3:2]T1PPR] X Source Clock PWM Duty = [T1PWHR[1:0] T1PDR] X Source Clock

Table 11-6 PWM Frequency vs. R	Resolution at 8 Mhz
--------------------------------	---------------------

		Frequency	
Resolution	T1CK[1:0]=00 (125ns)	T1CK[1:0]=01 (250ns)	T1CK[1:0]=10 (2us)
10 Bit	7.8KHz	3.9KHz	0.49KHz
9 Bit	15.6KHz	7.8KHz	0.98KHz
8 Bit	31.2KHz	15.6KHz	1.95KHz
7 Bit	62.4KHz	31.2KHz	3.91KHz

The POL bit of T1CR register decides the polarity of duty cycle. If the duty value is set same to the period value, the PWM output is determined by the bit POL (1: High, 0: Low). And if the duty value is set to "00H", the PWM output is determined by the bit POL (1: Low, 0: High).




Figure 11-14 PWM Mode




Figure 11-15 Example of PWM at 4MHz




Figure 11-16 Example of Changing the Period in Absolute Duty Cycle at 4Mhz

11.5.1.7 8-Bit (16 Bit) Compare Output Mode

If the T1 (T0+T1) value and the T1DR (T0DR+T1DR) value are matched, T1/PWM1 port outputs. The output is 50:50 of duty square wave, the frequency is following

$$f_{COMP} = \frac{\text{Oscillator Frequency}}{2 \times \text{Prescaler Value} \times (TDR + 1)}$$

To export the compare output as T1/PWM1, the T1_PE bit in the T1PWHR register must set to '1'.

11.5.1.8 Register Map

Name	Address	Dir	Default	Description	
T0CR	B2	R/W	00H	Timer 0 Mode Control Register	
ТО	B3	R	00H	Timer 0 Register	
T0DR	B3	W	FFH	Timer 0 Data Register	
CDR0	B3	R	00H	Capture 0 Data Register	
T1CR	B4	R/W	00H	Timer 1 Mode Control Register	
T1DR	B5	W	FFH	Timer 1 Data Register	
T1PPR	B5	W	FFH	Timer 1 PWM Period Register	
T1	B6	R	00H	Timer 1 Register	
T1PDR	B6	R/W	00H	Timer 1 PWM Duty Register	
CDR1	B6	R	00H	Capture 1 Data Register	
T1PWHR	B7	W	00H	Timer 1 PWM High Register	

Table 11-7 Register Map


11.5.1.9 Timer/Counter 0, 1 Register description

The Timer/Counter 0, 1 Register consists of Timer 0 Mode Control Register (T0CR), Timer 0 Register (T0), Timer 0 Data Register (T0DR), Capture 0 Data Register (CDR0), Timer 1 Mode Control Register (T1CR), Timer 1 Data Register (T1DR), Timer 1 PWM Period Register (T1PPR), Timer 1 Register (T1), Timer 1 PWM Duty Register (T1PPR), Capture 1 Data Register (CDR1) and Timer 1 PWM High Register (T1PWHR).

11.5.1.10 Register description for Timer/Counter 0, 1

7	6	5	4		3	2	1	0			
TOEN	T0_PE	CAP0	TOC		TOCK1	T0CK0	TOCN	TOST			
RW	RW	RW	RA	N	RW	R/W	RW	RW			
								Initial value : 00			
	TOE	EN	Control	Timer 0							
			0	0 Timer 0 disable							
			1	1 Timer 0 enable							
	Т0_	PE	Control	Timer 0 O	utput port						
			0	Timer 0 C	Dutput disa	able					
			1	Timer 0 C	Dutput ena	ble					
	CA	P0	Control	Timer 0 o	peration m	ode					
			0	Timer/Co	unter mod	е					
			1	Capture r	node						
	Т0С	CK[2:0]	Select 7		ock source	. Fx is main sy	stem clock fr	equency			
			T0CK2	T0CK1	T0CK0	Descriptior	า				
			0	0	0	fx/2					
			0	0	1	fx/4					
			0	1	0	fx/16					
			0	1	1	fx/64					
			1	0	0	fx/256					
			1	0	1	fx/1024					
			1	1	0	fx/4096					
			1	1	1	External C	lock (EC0)				
	тос	CN				e/continue					
			0		ry count st	ор					
		-	1	Continue							
	TOS	51		Timer 0 st							
			0	Counter s							
			1	Clear cou	inter and s	start					
0 (Timer 0	Register: R	ead Case)	: B3H								
7	6	5	4		3	2	1	0			
T07	T06	T05	ТО	4	T03	T02	T01	T00			
R	R	R	R	2	R	R	R	R			
								Initial value : 00			
	Т0[7:0]	T0 Cou	unter data							
0DR (Time	er 0 Data Reg	gister: Wri	te Case)	: B3H							
	_	-	,			_	_	_			


T0CR (Timer 0 Mode Control Register) : B2H



7	6	5	4	3	2	1	0		
CDR07	CDR06	CDR05	CDR04	CDR03	CDR02	CDR01	CDR00		
R	R	R	R	R	R	R	R		
						I	Initial value :		
	07 CDR06 R CI Timer 1 Mode C 6 L 16BIT V RW PC 16 PV C/ T1	R0[7:0]	T0 Capture	e data					
CR (Time	r 1 Mode Co	ount Regis	ter) : B4H						
7	6	5	4	3	2	1	0		
POL	16BIT	PWM1E	CAP1	T1CK1	T1CK0	T1CN	T1ST		
RW RW RW		RW	RW	RW	RW	RW			
							Initial value :		
	PO	L	Configure F	WM polarity					
			0 Ne	gative (Duty N	latch: Clear)				
			1 Po:	sitive (Duty Ma	atch: Set)				
	16E	BIT	Select Time	er 1 8/16Bit					
				Bit					
			1 16 Bit						
	PW	M1E	Control PW						
				/M disable					
				/M enable					
	CA	P1	Control Tim		_				
				ner/Counter m	ode				
				pture mode			<i>.</i> .		
	110	CK[1:0]	select clo system.	CK SOURCE OF	Timer 1. Fx i	is the frequei	ncy of main		
			T1CK1	T1CK0	description				
			0	0	fx				
			0	1	fx/2				
			1	0	fx/16				
			1	1	Use Timer 0 Cl	ock			
	T10	CN		er 1 Count pa					
				mporary count	stop				
				ntinue count					
	T15	ST		er 1 start/stop					
				unter stop					
			1 Cle	ear counter and	d start				

CDR0 (Capture 0 Data Register: Read Case) : B3H

T1DR (Timer 1 Data Register: Write Case) : B5H



7	6	5	4	3	2	1	0
T1PP7	T1PP6	T1PP5	T1PP4	T1PP3	T1PP2	T1PP1	T1PP0
W	W	W	W	W	W	W	W
4 (T im on 4		PP[7:0]	T1 PWM Per	iod data		I	nitial value : FF
1 (11mer 1 7	Register: R 6	ead Case) 5	: В6Н 4	3	2	1	0
T17	0 T16	5 T15	4 T14	3 T13	2 T12	T11	U T10
R	R	R	R	R	R	R	R
ĸ	ĸ	ĸ	ĸ	ĸ	ĸ		۲ Initial value : 00
1PDR (Tim	T1[ner 1 PWM D	7:0] Outy Regist	T1 Counter F er) : B6H	Period data			
7	6	5	4	3	2	1	0
T1PD7	T1PD6	T1PD5	T1PD4	T1PD3	T1PD2	T1PD1	T1PD0
RW	RW	RW	RW	RW	RW	RW	RW
				1000	1000		Initial value : 00
DR1 (Capt 7	ure 1 Data F 6	Register: R 5	ead Case) : E 4	36H 3	2	1	0
CDR17	CDR16	CDR15	CDR14	CDR13	CDR12	CDR11	CDR10
R	R	R	R	R	R	R	R
1PWHR (T	CD imer 1 PWN	R3[7:0] I High Regi	T1 Capture d ster) : B7H	ata			Initial value : 00
7	6	5	4	3	2	1	0
T1_PE	-	-	-	PW3H3	- PW3H2	PW3H1	PW3H0
RW		-	-	RW	RW	RW	RW
							Initial value : 00
		1H[3:2] 1H[1:0]	1 Timer PWM period		careful able ble it [9:8])		
		PERIC DUTY			1PPR[7:0] 1PDR[7:0]		

T1PPR (Timer 1 PWM Period Register: Write Case PWM mode only) : B5H

11.5.2 16-bit Timer/Event Counter 2, 3, 4

11.5.2.1 Overview

The 16-bit timer $x(2\sim4)$ consists of Multiplexer, Timer Data Register High/Low, Timer Register High/Low, Timer Mode Control Register, PWM Duty High/Low, PWM Period High/Low Register It is able to use internal 16-bit timer/ counter without a port output function.

The 16-bit timer x is able to use the divided clock of the main clock selected from prescaler output.

11.5.2.2 16-Bit Timer/Counter Mode

In the 16-bit Timer/Counter Mode, If the TxH + TxL value and the TxDRH + TxDRL value are matched, T3/PWM3 port outputs. The output is 50:50 of duty square wave, the frequency is following

$$f_{COMP} = \frac{\text{Timer Clock Frequency}}{2 \times \text{Prescaler Value} \times (TxDR+1)}$$

f_{COMP} is timer output frequency and TxDR is the 16 bits value of TxDRH and TxDRL. To export the compare output as Tx/PWMx, the Tx_PE bit in the TxCR1 register must set to '1'. The 16-bit Timer/Counter Mode is selected by control registers as shown in Figure 11-17




Figure 11-17 Timer4 16-bit Mode Block Diagram

11.5.2.3 16-Bit Capture Mode

The timer X(2~5) capture mode is set by CAPx as '1' in TxCR register. The clock is same source as Output Compare mode. The interrupt occurs at TxH, TxL and TxDRH, TxDRL matching time. The capture result is loaded into CDRxH, CDRxL. The TxH, TxL value is automatically cleared(0000_H) by hardware and restarts counter.

This timer interrupt in capture mode is very useful when the pulse width of captured signal is wider than the maximum period of timer. As the EIEDGE and EIPOLA register setting, the external interrupt INTx function is chosen.

The CDRxH, PWMxHDR and TxH are in same address. In the capture mode, reading operation is read the CDRxH, not TxH because path is opened to the CDRxH. PWMxHDR will be changed in writing operation. The PWMxLDR, TxL, CDRxL has the same function.




Figure 11-18 16-bit Capture Mode of Timer x

11.5.2.4 PWM Mode

The timer X(2~5) has a PWM (pulse Width Modulation) function. In PWM mode, the TX/PWMX output pin outputs up to 16-bit resolution PWM output. This pin should be configured as a PWM output by set TX_PE to '1'. The PWM output mode is determined by the PWMxHPR, PWMxLPR, PWMxHDR and PWMxLDR. And you should configure PWMxE bit to "1" in TxCR register

PWM Period = [PWMxHPR, PWMxLPR] X Source Clock

PWM Duty = [PWMxHDR, PWMxLDR] X Source Clock

	Frequency							
Resolution	TxCK[2:0]=000 (125ns)	TxCK[2:0]=010 (500ns)	TxCK[2:0]=011 (1us)					
16-bit	122.070Hz	30.469Hz	15.259Hz					
15-bit	244.141Hz	60.938Hz	30.518Hz					
10-bit	7.8125KHz	1.95KHz	976.563Hz					
9-bit	15.625KHz	3.9KHz	1.953KHz					
8-bit	31.25KHz	7.8KHz	3.906KHz					

Table 11-8 PWM Frequency vs. Resolution at 8 Mhz

The POL bit of TxCR register decides the polarity of duty cycle. If the duty value is set same to the period value, the PWM output is determined by the bit POL (1: High, 0: Low). And if the duty value is set to "00H", the PWM output is determined by the bit POL (1: Low, 0: High).




Figure 11-19 PWM Mode




Figure 11-20 Example of PWM at 8MHz

11.5.2.5 Register Map

Table 11-9 Register Map

Name	Address	Dir	Default	Description
T2CR	BA _H	R/W	00 _H	Timer 2 Mode Control Register
T2CR1	BB _H	R/W	00 _H	Timer 2 Mode Control Register 1
T2L	BC _H	R	00 _H	Timer 2 Low Register
PWM2LDR	ВСн	R/W	00н	PWM 2 Duty Low Register
CDR2L	ВСн	R	00н	Timer 2 Capture Data Low Register
T2H	BD _H	R	00 _H	Timer 2 High Register
PWM2HDR	BD _H	R/W	00н	PWM 2 Duty High Register
CDR2H	BD _H	R	00 _H	Timer 2 Capture Data High Register
T2DRL	BE _H	W	FF _H	Timer 2 Data Register Low
PWM2LPR	BEH	W	FF _H	PWM 2 Period Low Register
T2DRH	BF _H	W	FF _H	Timer 2 Data Register High
PWM2HPR	BF _H	W	FFH	PWM 2 Period High Data Register
T3CR	C2 _H	R/W	00 _H	Timer 3 Mode Control Register
T3CR1	C3 _H	R/W	00 _H	Timer 3 Mode Control Register 1
T3L	C4 _H	R	00н	Timer 3 Low Register
PWM3LDR	C4 _H	R/W	00 _H	PWM 3 Duty Low Register
CDR3L	C4 _H	R	00н	Timer 3 Capture Data Low Register
ТЗН	С5н	R	00н	Timer 3 High Register
PWM3HDR	C5 _H	R/W	00 _H	PWM 3 Duty High Register
CDR3H	С5н	R	00н	Timer 3 Capture Data High Register
T3DRL	C6 _H	W	FF _H	Timer 3 Data Register Low
PWM3LPR	C6 _H	W	FF _H	PWM 3 Period Low Register

T3DRH	С7н	W	FFH	Timer 3 Data Register High
PWM3HPR	С7 _н	W	FF _H	PWM 3 Period High Data Register
T4CR	CA _H	R/W	00 _H	Timer 4 Mode Control Register
T4CR1	CB _H	R/W	00 _H	Timer 4 Mode Control Register 1
T4L	CC _H	R	00 _H	Timer 4 Low Register
PWM4LDR	ССн	R/W	00 _H	PWM 4 Duty Low Register
CDR4 L	CC _H	R	00 _H	Timer 4 Capture Data Low Register
T4 H	CDH	R	00 _H	Timer 4 High Register
PWM4 HDR	CDH	R/W	00 _H	PWM 4 Duty High Register
CDR4 H	CD _H	R	00 _H	Timer 4 Capture Data High Register
T4 LDR	СЕн	W	FF _H	Timer 4 Data Register Low
PWM4 LPR	CEH	W	FF _H	PWM 4 Period Low Register
T4 HDR	CF _H	W	FF _H	Timer 4 Data Register High
PWM4 HPR	CFH	W	FFH	PWM 4 Period High Data Register

11.5.2.6 Timer/Counter x Register description

The Timer X Register consists of Timer x Mode Control Register (TxCR), Timer x Mode Control Register 1 (TxCR1), Timer x Low Register (TxL), Timer x Data Register Low (TxDRL), Timer x High Register (TxH), Timer x Data Register High (TxDRH), Timer x Capture Data Low Register (CDRxL), Timer x Capture Data High Register (CDRxH), PWMx Low Duty Register (PWMxLDR), PWMx High Duty Register (PWMxHDR), PWMx Low Period Register (PWMxLPR), PWMx High Period Register (PWMxHPR).

11.5.2.7 Register description for Timer/Counter x

7	6	5	4	Ļ	3	2	1	0
TXEN	PWMxE	CAPx	TxC	Ж2	TxCK1	TxCK0	TxCN	TxST
RW	RW	RW	R/	W	RW	RW	RW	RW
								Initial value : 00
	TxE	EN	Control	Timer X				
			0	0				
			1	Timer X	(enable			
	PW	MxE	Control	PWM er	nable			
			0	PWM d	isable			
			1	PWM e	nable			
	CA	Px		Timer X	capture mo	de.		
			0		Counter mod	е		
			1	Capture				
	TxC	CK[2:0]				r X. Fx is the f		main system
			TxCK2			descriptior	ו	
			0	0	0	f _{SCLK}		
			0	0	1	f _{SCLK} /4		
			0	1	0	f _{SCLK} /8		
			0	1	1	f _{SCLK} /16		
			1	0	0	f _{SCLK} /64		
			1	0	1	f _{SCLK} /256		
			1	1	0	f _{SCLK} /1024		
			1	1	1	f _{SCLK} /2048		
	TxC	CN	Control	Timer X	Count paus	e/continue.		
			0	Tempo	rary count st	ор		
			1	Continu	le count			
	TxS	ST	Control	Timer X	start/stop			
			0	Counte	r stop			
			1	Clear c	ounter and s	start		

TxCR (Timer x Mode Control Register): BAH, C2H, CAH

TxCR1 (Timer x Mode Control Register 1) : BBH, C3H, CBH

7	6	5	4	3	2	1	0		
-	-	-	-	-	ECEN	Tx_PE	POL		
-	-	-	-	-	RW	RW	RW		
							Initial value : 00 _H		
	EC	EN	Control Timer X External Clock						
			0 Timer X External Clock disable						
			1 Timer						
	Tx_	PE	Control Timer	X Output port					
				0 Timer X Output disable					
			1 Time	r X Output ena	ble				
	PO	L	Configure PW	M polarity					

- 0 Negative (Duty Match: Clear)
- 1 Positive (Duty Match: Set)

TxL (Timer x Low Register, Read Case) : BCH, C4H, CCH

7	6	5	4	3	2	1	0	
TxL7	TxL6	TxL5	TxL4	TxL3	TxL2	TxL1	TxL0	
R	R	R	R	R	R	R	R	
							Initial value : 0)0н



TxL Counter Period Low data.

CDRxL (Capture x Data Low Register, Read Case) : BCH, C4H, CCH

7	6	5	4	3	2	1	0	
CDRxL07	CDRxL06	CDRxL05	CDRxL04	CDRxL03	CDRxL02	CDRxL01	CDRxL00	
R	R	R	R	R	R	R	R	
							Initial value : 0	0н

CDRxL[7:0] T

Tx Capture Low data.

PWMxLDR (PWMx Low Duty Register, Write Case) : BCH, C4H, CCH

7	6	5	4	3	2	1	0
PWMxLD7	PWMxLD6	PWMxLD5	PWMxLD4	PWMxLD3	PWMxLD2	PWMxLD1	PWMxLD0
W	W	W	W	W	W	W	W

Initial value : 00H

PWMxLD[7:0] Tx PWM Duty Low data

Note) only write, when PWMxE '1'

TxH (Timer x High Register, Read Case) : BDH, C5H, CDH

7	6	5	4	3	2	1	0
TxH7	TxH6	TxH5	TxH4	ТхНЗ	TxH2	TxH1	TxH0
R	R	R	R	R	R	R	R
							Initial value : 00+

TxH[7:0]TxH Counter Period High data.

CDRxH (Capture x Data High Register, Read Case) : BDH, C5H, CDH

7	6	5	4	3	2	1	0
CDRxH07	CDRxH06	CDRxH05	CDRxH04	CDRxH03	CDRxH02	CDRxH01	CDRxH00
R	R	R	R	R	R	R	R
							Initial value : 00

CDRxH[7:0] Tx Capture High data

7	6	5	4	3	2	1	0
PWMxHD7	PWMxHD6	PWMxHD5	PWMxHD4	PWMxHD3	PWMxHD2	PWMxHD1	PWMxHD0
W	W	W	W	W	W	W	W
							Initial value : 00 _H

PWMxHDR (PWMx High Duty Register, Write Case) : BDH, C5H, CDH

PWMxHD[7:0] Tx PWM Duty High data Note) only write, when PWM3E '1'

TxDRL (Timer x Data Register Low, Write Case) : BEH, C6H, CEH

7	6	5	4	3	2	1	0
TxLD7	TxLD6	TxLD5	TxLD4	TxLD3	TxLD2	TxLD1	TxLD0
W	W	W	W	W	W	W	W
							nitial value : FF _H

TxLD[7:0] ⊤

TxL Compare Low data

PWMxLPR (PWMx Low Period Register, Write Case) : BEH, C6H, CEH

	7	6	5	4	3	2	1	0
	PWMxLP7	PWMxLP6	PWMxLP5	PWMxLP4	PWMxLP3	PWMxLP2	PWMxLP1	PWMxLP0
Ī	W	W	W	W	W	W	W	W

Initial value : FF_H

PWMxLP[7:0]

Tx PWM Duty Low data Note) only write, when PWM3E '1'

TxDRH (Timer x Data Register High, Write Case) : BFH, C7H, CFH

7	6	5	4	3	2	1	0
TxHD7	TxHD6	TxHD5	TxHD4	TxHD3	TxHD2	TxHD1	TxHD0
W	W	W	W	W	W	W	W
							Initial value : FF _H

TxHD[7:0] TxH Compare High data

PWMxHPR (PWMx High Period Register, Write Case) : BFH, C7H, CFH

7	6	5	4	3	2	1	0
PWMxHP7	PWMxHP6	PWMxHP5	PWMxHP4	PWMxHP3	PWMxHP2	PWMxHP1	PWMxHP0
W	W	W	W	W	W	W	W
						I	Initial value : FF _H

PWMxHP[7:0]

Tx PWM Duty High data Note) only write, when PWM3E '1'.

11.5.3 Timer Interrupt Status Register (TMISR)

11.5.3.1 Register description for TMISR

TMISR	(Timer	Interrupt	Status	Register) : D5H
-------	--------	-----------	--------	----------	---------

7	6	5	4	3	2	1	0			
-	-	-	TMIF4	TMIF3	TMIF2	TMIF1	TMIFO			
-	-	-	R	R	R	R	R			
						I	nitial value : 00H			
	ТМ	IF4	Timer 4 Interrupt Flag							
			0 No Timer 4 interrupt							
			1 Timer 4 interrupt occurred, write "1" to clear interrupt flag							
	ТМ	IF3	Timer 3 Interrupt Flag							
			0 No Timer 3 interrupt							
			1 Timer 3 interrupt occurred, write "1" to clear interrupt flag							
	ТМ	IF2	Timer 2 Interrupt Flag							
			0 No Timer 2 interrupt							
			1 Timer	2 interrupt oc	curred, write '	'1" to clear inte	errupt flag			
	ТМ	IF1	Timer 1 Interre	upt Flag						
			0 No Ti	mer 1 interrup	t					
			1 Timer	1 interrupt oc	curred, write '	'1" to clear inte	errupt flag			
	ТМ	IF0	Timer 0 Interrupt Flag							
				No Timer 0 interrupt						
			1 Timer	0 interrupt oc	curred, write '	'1" to clear inte	errupt flag			

Note) The Timer Interrupt Status Register contains interrupt information of each timers. Even if user disabled timer interrupt at IE2, user could check timer interrupt condition from this register.

11.6 Buzzer Driver

11.6.1 Overview

The Buzzer consists of 8 Bit Counter and BUZDR (Buzzer Data Register), BUZCR (Buzzer Control Register). The Square Wave (122.07Hz~250 KHz, @16MHz) gets out of P12/BUZ pin. BUZDR (Buzzer Data Register) controls the Buzzer frequency (look at the following expression). In the BUZCR (Buzzer Control Register), BUCK[1:0] selects source clock divided from prescaler.

$$f_{BUZ}(Hz) = \frac{\text{Oscillator Frequency}}{2 \times \text{Prescaler Ratio} \times (BUZDR + 1)}$$

Table 11-10 Buzzer Frequency at 16MHz

	Buzzer Frequency (kHz)								
BUZDR[7:0]	BUZCR[2:1]=00	BUZCR[2:1]=01	BUZCR[2:1]=10	BUZCR[2:1]=11					
0000_0000	250kHz	125kHz	62.5kHz	31.25kHz					
0000_0001	125kHz	62.5kHz	31.25kHz	15.624kHz					
1111_1101	984.252Hz	492.126Hz	246.062Hz	123.03Hz					
1111_1110	980.392Hz	490.196Hz	245.098Hz	122.548Hz					
1111_1111	976.562Hz	488.282Hz	244.140Hz	122.07Hz					

11.6.2 Block Diagram




Figure 11-21 Buzzer Driver Block Diagram

11.6.3 Register Map

Table 11-11 Register Map

Name	Address	Dir	Dir Default Description	
BUZDR	8FH	R/W	FFH	Buzzer Data Register
BUZCR	9FH	R/W	00H	Buzzer Control Register

11.6.4 Buzzer Driver Register description

Buzzer Driver consists of Buzzer Data Register (BUZDR), Buzzer Control Register (BUZCR).

11.6.5 Register description for Buzzer Driver

BUZDR (Buzzer Data Register) : 8FH 7 6 5 4 3 2 1 BUZDR7 BUZDR6 BUZDR5 BUZDR4 BUZDR3 BUZDR2 BUZDR1

RW

RW Initial value : FFH

0

BUZDR0

BUZDR[7:0]

RW

This bits control the Buzzer frequency

RW

RW

RW

Its resolution is 00H ~ FFH

BUZCR (Buzzer Control Register) : 9FH

RW

RW

7	6	5	4	3	2	1	0
-	-	-	-	-	BUCK1	BUCK0	BUZEN
-	-	-	-	-	RW	RW	RW
						I	nitial value : 00H
	BU	CK[1:0]	Buzzer Drive	er Source Cloc	k Selection		
			BUCK1 B	JCK0 Sour	ce Clock		
			0 0	fx/32			
			0 1	fx/64			
			1 0	fx/12	8		
			1 1	fx/25	6		
	BUZEN		Buzzer Driver Operation Control				
			0 B	uzzer Driver di	sable		
			1 B	uzzer Driver e	nable		
			Note) fx: Mair	n system clock	oscillation fre	quency	

11.7 USART

11.7.1 Overview

The Universal Synchronous and Asynchronous serial Receiver and Transmitter (USART) is a highly flexible serial communication device. The main features are listed below.

- Full Duplex Operation (Independent Serial Receive and Transmit Registers)
- Asynchronous or Synchronous Operation
- Master or Slave Clocked Synchronous and SPI Operation
- Supports all four SPI Modes of Operation (Mode 0, 1, 2, 3)
- LSB First or MSB First Data Transfer @SPI mode
- High Resolution Baud Rate Generator
- Supports Serial Frames with 5,6,7,8, or 9 Data Bits and 1 or 2 Stop Bits
- Odd or Even Parity Generation and Parity Check Supported by Hardware
- Data OverRun Detection
- Framing Error Detection
- Digital Low Pass Filter
- Three Separate Interrupts on TX Complete, TX Data Register Empty and RX Complete
- Double Speed Asynchronous Communication Mode

USART has three main parts of Clock Generator, Transmitter and Receiver. The Clock Generation logic consists of synchronization logic for external clock input used by synchronous or SPI slave operation, and the baud rate generator for asynchronous or master (synchronous or SPI) operation. The Transmitter consists of a single write buffer, a serial shift register, parity generator and control logic for handling different serial frame formats. The write buffer allows a continuous transfer of data without any delay between frames. The receiver is the most complex part of the USART module due to its clock and data recovery units. The recovery unit is used for asynchronous data reception. In addition to the recovery unit, the Receiver includes a parity checker, a shift register, a two level receive FIFO (UDATAx) and control logic. The Receiver supports the same frame formats as the Transmitter and can detect Frame Error, Data OverRun and Parity Errors.

11.7.2 Block Diagram




Figure 11-22 USART Block Diagram

11.7.3 Clock Generation




Figure 11-23 Clock Generation Block Diagram

The Clock generation logic generates the base clock for the Transmitter and Receiver. The USART supports four modes of clock operation and those are Normal Asynchronous, Double Speed Asynchronous, Master Synchronous and Slave Synchronous. The clock generation scheme for Master SPI and Slave SPI mode is the same as Master Synchronous and Slave Synchronous operation mode. The UMSELn bit in UCTRLx1 register selects between asynchronous and synchronous operation. Asynchronous Double Speed mode is controlled by the U2X bit in the UCTRLx2 register. The MASTER bit in UCTRLx2 register controls whether the clock source is internal (Master mode, output port) or external (Slave mode, input port). The XCK pin is only active when the USART operates in Synchronous or SPI mode.

Table below contains equations for calculating the baud rate (in bps).

Operating Mode	Equation for Calculating Baud Rate
Asynchronous Normal Mode (U2X=0)	Baud Rate = $\frac{\text{fSCLK}}{16(\text{UBAUDx} + 1)}$
Asynchronous Double Speed Mode (U2X=1)	Baud Rate = $\frac{\text{fSCLK}}{8(\text{UBAUDx} + 1)}$
Synchronous or SPI Master Mode	Baud Rate = $\frac{\text{fSCLK}}{2(\text{UBAUDx} + 1)}$

Table 11-12 Equations for Calculating Baud Rate Register Setting

11.7.4 External Clock (XCK)

External clocking is used by the synchronous or spi slave modes of operation.

External clock input from the XCK pin is sampled by a synchronization logic to remove meta-stability. The output from the synchronization logic must then pass through an edge detector before it can be used by the Transmitter and Receiver. This process introduces a two CPU clock period delay and therefore the maximum frequency of the external XCK pin is limited by the following equation.

$$fXCK = \frac{fSCLK}{4}$$

where fXCK is the frequency of XCK and fSCLK is the frequency of main system clock (SCLK).

11.7.5 Synchronous mode Operation

When synchronous or spi mode is used, the XCK pin will be used as either clock input (slave) or clock output (master). The dependency between the clock edges and data sampling or data change is the same. The basic principle is that data input on RXD (MISO in spi mode) pin is sampled at the opposite XCK clock edge of the edge in the data output on TXD (MOSI in spi mode) pin is changed.

The UCPOL bit in UCTRLx1 register selects which XCK clock edge is used for data sampling and which is used for data change. As shown in the figure below, when UCPOL is zero the data will be changed at rising XCK edge and sampled at falling XCK edge.




Figure 11-24 Synchronous Mode XCKn Timing

11.7.6 Data format

A serial frame is defined to be one character of data bits with synchronization bits (start and stop bits), and optionally a parity bit for error checking.

The USART supports all 30 combinations of the following as valid frame formats.

- 1 start bit
- 5, 6, 7, 8 or 9 data bits
- no, even or odd parity bit
- 1 or 2 stop bits

A frame starts with the start bit followed by the least significant data bit (LSB). Then the next data bits, up to a total of nine, are succeeding, ending with the most significant bit (MSB). If enabled the parity bit is inserted after the data bits, before the stop bits. A high to low transition on data pin is considered as start bit. When a complete frame is transmitted, it can be directly followed by a new frame, or the communication line can be set to an idle state. The idle means high state of data pin. The next figure shows the possible combinations of the frame formats. Bits inside brackets are optional.




Figure 11-25 frame format

1 data frame consists of the following bits

- Idle No communication on communication line (TxD/RxD)
- St Start bit (Low)
- Dn Data bits (0~8)
- Parity bit ----- Even parity, Odd parity, No parity
- Stop bit(s) ----- 1 bit or 2 bits

The frame format used by the USART is set by the USIZE[2:0], UPM[1:0] and USBS bits in UCTRLx1 register. The Transmitter and Receiver use the same setting.

11.7.7 Parity bit

The parity bit is calculated by doing an exclusive-or of all the data bits. If odd parity is used, the result of the exclusive-or is inverted. The parity bit is located between the MSB and first stop bit of a serial frame.

$$\begin{split} \mathsf{P}_{\mathsf{even}} &= \mathsf{D}_{\mathsf{n}\mathsf{-}\mathsf{1}} \wedge \ldots \wedge \mathsf{D}_3 \wedge \mathsf{D}_2 \wedge \mathsf{D}_1 \wedge \mathsf{D}_0 \wedge \mathsf{0} \\ \mathsf{P}_{\mathsf{odd}} &= \mathsf{D}_{\mathsf{n}\mathsf{-}\mathsf{1}} \wedge \ldots \wedge \mathsf{D}_3 \wedge \mathsf{D}_2 \wedge \mathsf{D}_1 \wedge \mathsf{D}_0 \wedge \mathsf{1} \\ \mathsf{P}_{\mathsf{even}} &: \mathsf{Parity} \ \mathsf{bit} \ \mathsf{using} \ \mathsf{even} \ \mathsf{parity} \\ \mathsf{P}_{\mathsf{odd}} &: \mathsf{Parity} \ \mathsf{bit} \ \mathsf{using} \ \mathsf{odd} \ \mathsf{parity} \end{split}$$

D_n : Data bit n of the character

11.7.8 USART Transmitter

The USART Transmitter is enabled by setting the TXE bit in UCTRLx1 register. When the Transmitter is enabled, the normal port operation of the TXD pin is overridden by the serial output pin of USART. The baud-rate, operation mode and frame format must be setup once before doing any transmissions. If synchronous or spi operation is used, the clock on the XCK pin will be overridden and used as transmission clock. If USART operates in spi mode, SS pin is used as SS input pin in slave mode or can be configured as SS output pin in master mode. This can be done by setting SPISS bit in UCTRLx3 register.

11.7.8.1 Sending Tx data

A data transmission is initiated by loading the transmit buffer (UDATAx register I/O location) with the data to be transmitted. The data written in transmit buffer is moved to the shift register when the shift register is ready to send a new frame. The shift register is loaded with the new data if it is in idle state or immediately after the last stop bit of the previous frame is transmitted. When the shift register is loaded with new data, it will transfer one complete frame at the settings of control registers. If the 9-bit characters are used in asynchronous or synchronous operation mode (USIZE[2:0]=7), the ninth bit must be written to the TX8 bit in UCTRLx3 register before loading transmit buffer (UDATA register).

11.7.8.2 Transmitter flag and interrupt

The USART Transmitter has 2 flags which indicate its state. One is USART Data Register Empty (UDRE) and the other is Transmit Complete (TXC). Both flags can be interrupt sources.

UDRE flag indicates whether the transmit buffer is ready to receive new data. This bit is set when the transmit buffer is empty and cleared when the transmit buffer contains data to be transmitted that has not yet been moved into the shift register. And also this flag can be cleared by writing '0' to this bit position. Writing '1' to this bit position is prevented.

When the Data Register Empty Interrupt Enable (UDRIE) bit in UCTRLx2 register is set and the Global Interrupt is enabled, USART Data Register Empty Interrupt is generated while UDRE flag is set.

The Transmit Complete (TXC) flag bit is set when the entire frame in the transmit shift register has been shifted out and there are no more data in the transmit buffer. The TXC flag is automatically cleared when the Transmit Complete Interrupt service routine is executed, or it can be cleared by writing '0' to TXC bit in UCTRLx2 register.

When the Transmit Complete Interrupt Enable (TXCIE) bit in UCTRLx2 register is set and the Global Interrupt is enabled, USART Transmit Complete Interrupt is generated while TXC flag is set.

11.7.8.3 Parity Generator

The Parity Generator calculates the parity bit for the sending serial frame data. When parity bit is enabled (UPM[1]=1), the transmitter control logic inserts the parity bit between the MSB and the first stop bit of the sending frame.

11.7.8.4 Disabling Transmitter

Disabling the Transmitter by clearing the TXE bit will not become effective until ongoing transmission is completed. When the Transmitter is disabled, the TXD pin is used as normal General Purpose I/O (GPIO) or primary function pin.

11.7.9 USART Receiver

The USART Receiver is enabled by setting the RXE bit in the UCTRLx1 register. When the Receiver is enabled, the normal pin operation of the RXD pin is overridden by the USART as the serial input pin of the Receiver. The baud-rate, mode of operation and frame format must be set before serial reception. If synchronous or spi operation is used, the clock on the XCK pin will be used as transfer clock. If USART operates in spi mode, SS pin is used as SS input pin in slave mode or can be configured as SS output pin in master mode. This can be done by setting SPISS bit in UCTRLx3 register.

11.7.9.1 Receiving Rx data

When USART is in synchronous or asynchronous operation mode, the Receiver starts data reception when it detects a valid start bit (LOW) on RXD pin. Each bit after start bit is sampled at predefined baud-rate (asynchronous) or sampling edge of XCK (synchronous), and shifted into the receive shift register until the first stop bit of a frame is received. Even if there's 2nd stop bit in the frame, the 2nd stop bit is ignored by the Receiver. That is, receiving the first stop bit means that a complete serial frame is present in the receiver shift register and contents of the shift register are to be moved into the receive buffer. The receive buffer is read by reading the UDATAx register.

If 9-bit characters are used (USIZE[2:0] = 7) the ninth bit is stored in the RX8 bit position in the UCTRLx3 register. The 9th bit must be read from the RX8 bit before reading the low 8 bits from the UDATAx register. Likewise, the error flags FE, DOR, PE must be read before reading the data from UDATAx register. This is because the error flags are stored in the same FIFO position of the receive buffer.

11.7.9.2 Receiver flag and interrupt

The USART Receiver has one flag that indicates the Receiver state.

The Receive Complete (RXC) flag indicates whether there are unread data present in the receive buffer. This flag is set when there are unread data in the receive buffer and cleared when the receive buffer is empty. If the Receiver is disabled (RXE=0), the receiver buffer is flushed and the RXC flag is cleared.

When the Receive Complete Interrupt Enable (RXCIE) bit in the UCTRLx2 register is set and Global Interrupt is enabled, the USART Receiver Complete Interrupt is generated while RXC flag is set.

The USART Receiver has three error flags which are Frame Error (FE), Data OverRun (DOR) and Parity Error (PE). These error flags can be read from the USTATx register. As data received are stored in the 2-level receive buffer, these error flags are also stored in the same position of receive buffer. So, before reading received data from UDATAx register, read the USTATx register first which contains error flags.

The Frame Error (FE) flag indicates the state of the first stop bit. The FE flag is zero when the stop bit was correctly detected as one, and the FE flag is one when the stop bit was incorrect, ie detected as zero. This flag can be used for detecting out-of-sync conditions between data frames.

The Data OverRun (DOR) flag indicates data loss due to a receive buffer full condition. A DOR occurs when the receive buffer is full, and another new data is present in the receive shift register which are to be stored into the receive buffer. After the DOR flag is set, all the incoming data are lost. To prevent data loss or clear this flag, read the receive buffer.

The Parity Error (PE) flag indicates that the frame in the receive buffer had a Parity Error when received. If Parity Check function is not enabled (UPM[1]=0), the PE bit is always read zero.

Note) The error flags related to receive operation are not used when USART is in spi mode.

11.7.9.3 Parity Checker

If Parity Bit is enabled (UPM[1]=1), the Parity Checker calculates the parity of the data bits in incoming frame and compares the result with the parity bit from the received serial frame.

11.7.9.4 Disabling Receiver

In contrast to Transmitter, disabling the Receiver by clearing RXE bit makes the Receiver inactive immediately. When the Receiver is disabled the Receiver flushes the receive buffer and the remaining data in the buffer is all reset. The RXD pin is not overridden the function of USART, so RXD pin becomes normal GPIO or primary function pin.

11.7.9.5 Asynchronous Data Reception

To receive asynchronous data frame, the USART includes a clock and data recovery unit. The Clock Recovery logic is used for synchronizing the internally generated baud-rate clock to the incoming asynchronous serial frame on the RXD pin.

The Data recovery logic samples and low pass filters the incoming bits, and this removes the noise of RXD pin.

The next figure illustrates the sampling process of the start bit of an incoming frame. The sampling rate is 16 times the baud-rate for normal mode, and 8 times the baud rate for Double Speed mode (U2X=1). The horizontal arrows show the synchronization variation due to the asynchronous sampling process. Note that larger time variation is shown when using the Double Speed mode.




Figure 11-26 Start Bit Sampling

When the Receiver is enabled (RXE=1), the clock recovery logic tries to find a high to low transition on the RXD line, the start bit condition. After detecting high to low transition on RXD line, the clock recovery logic uses samples 8,9, and 10 for Normal mode, and samples 4, 5, and 6 for Double Speed mode to decide if a valid start bit is received. If more than 2 samples have logical low level, it is considered that a valid start bit is detected and the internally generated clock is synchronized to the incoming data frame. And the data recovery can begin. The synchronization process is repeated for each start bit.

As described above, when the Receiver clock is synchronized to the start bit, the data recovery can begin. Data recovery process is almost similar to the clock recovery process. The data recovery logic samples 16 times for each incoming bits for Normal mode and 8 times for Double Speed mode. And uses sample 8, 9, and 10 to decide data value for Normal mode, samples 4, 5, and 6 for Double Speed mode. If more than 2 samples have low levels, the received bit is considered to a logic 0 and more than 2 samples have high levels, the received bit is considered to a logic 1. The data recovery process is then repeated until a complete frame is received including the first stop bit. The decided bit value is stored in the receive shift register in order. Note that the Receiver only uses the first stop bit of a frame. Internally, after receiving the first stop bit, the Receiver is in idle state and waiting to find start bit.




Figure 11-27 Sampling of Data and Parity Bit

The process for detecting stop bit is like clock and data recovery process. That is, if 2 or more samples of 3 center values have high level, correct stop bit is detected, else a Frame Error flag is set. After deciding first stop bit whether a valid stop bit is received or not, the Receiver goes idle state and monitors the RXD line to check a valid high to low transition is detected (start bit detection).




Figure 11-28 Stop Bit Sampling and Next Start Bit Sampling

11.7.10 SPI Mode

The USART can be set to operate in industrial standard SPI compliant mode. The SPI mode has the following features.

- Full duplex, three-wire synchronous data transfer
- Master or Slave operation
- Supports all four SPI modes of operation (mode0, 1, 2, and 3)
- Selectable LSB first or MSB first data transfer
- Double buffered transmit and receive
- Programmable transmit bit rate

When SPI mode is enabled (UMSEL[1:0]=3), the Slave Select (SS) pin becomes active low input in slave mode operation, or can be output in master mode operation if SPISS bit is set.

Note that during SPI mode of operation, the pin RXD is renamed as MISO and TXD is renamed as MOSI for compatibility to other SPI devices.

11.7.10.1 SPI Clock formats and timing

To accommodate a wide variety of synchronous serial peripherals from different manufacturers, the USART has a clock polarity bit (UCPOL) and a clock phase control bit (UCPHA) to select one of four clock formats for data transfers. UCPOL selectively insert an inverter in series with the clock. UCPHA chooses between two different clock phase relationships between the clock and data. Note that UCPHA and UCPOL bits in UCTRLx1 register have different meanings according to the UMSEL[1:0] bits which decides the operating mode of USART.

Table below shows four combinations of UCPOL and UCPHA for SPI mode 0, 1, 2, and 3.

SPI Mode	UCPOL	UCPHA	Leading Edge	Trailing Edge
0	0	0	Sample (Rising)	Setup (Falling)
1	0	1	Setup (Rising)	Sample (Falling)
2	1	0	Sample (Falling)	Setup (Rising)
3	1	1	Setup (Falling)	Sample (Rising)

Table 11-13 CPOL Funtionality




Figure 11-29 SPI Clock Formats when UCPHA=0

When UCPHA=0, the slave begins to drive its MISO output with the first data bit value when SS goes to active low. The first XCK edge causes both the master and the slave to sample the data bit value on their MISO and MOSI inputs, respectively. At the second XCK edge, the USART shifts the second data bit value out to the MOSI and MISO outputs of the master and slave, respectively. Unlike the case of UCPHA=1, when UCPHA=0, the slave's SS input must go to its inactive high level between transfers. This is because the slave can prepare the first data bit when it detects falling edge of SS input.




Figure 11-30 SPI Clock Formats when UCPHA=1

When UCPHA=1, the slave begins to drive its MISO output when SS goes active low, but the data is not defined until the first XCK edge. The first XCK edge shifts the first bit of data from the shifter onto the MOSI output of the master and the MISO output of the slave. The next XCK edge causes both the master and slave to sample the data bit value on their MISO and MOSI inputs, respectively. At the third XCK edge, the USART shifts the second data bit value out to the MOSI and MISO output of the master and slave respectively. When UCPHA=1, the slave's SS input is not required to go to its inactive high level between transfers.

Because the SPI logic reuses the USART resources, SPI mode of operation is similar to that of synchronous or asynchronous operation. An SPI transfer is initiated by checking for the USART Data Register Empty flag (UDRE=1) and then writing a byte of data to the UDATA Register. In master mode of operation, even if transmission is not enabled (TXE=0), writing data to the UDATA register is necessary because the clock XCK is generated from transmitter block.

11.7.11 Register Map

Name	Address	Dir	Default	Description
UCTRL01	E2H	R/W	00H	USART Control 1 Register 0
UCTRL02	E3H	R/W	00H	USART Control 2 Register 0
UCTRL03	E4H	R/W	00H	USART Control 3 Register 0
USTAT0	E5H	R	80H	USART Status Register 0
UBAUD0	E6H	R/W	FFH	USART Baud Rate Generation Register 0

Table 11-14 Register Map

	-			
UDATA0	E7H	R/W	00H	USART Data Register 0
UCTRL11	FAH	R/W	00H	USART Control 1 Register 1
UCTRL12	FBH	R/W	00H	USART Control 2 Register 1
UCTRL13	FCH	R/W	00H	USART Control 3 Register 1
USTAT1	FDH	R	80H	USART Status Register 1
UBAUD1	FEH	R/W	FFH	USART Baud Rate Generation Register 1
UDATA1	FFH	R/W	00H	USART Data Register 2

11.7.12 USART Register description

USART module consists of USART Control 1 Register (UCTRLx1), USART Control 2 Register (UCTRLx2), USART Control 3 Register (UCTRLx3), USART Status Register (USTATx), USART Data Register (UDATAx), and USART Baud Rate Generation Register (UBAUDx).

11.7.13 Register description for USART

UCTRLx1 (USART Control 1 Register) : E2H, FAH

7	6	5	4		3	2	1	0
UMSEL1	UMSEL0	UPM1	UPMO	U	SIZE2	USIZE1 UDORD	USIZEO UCPHA	UCPOL
RW	RW	RW	RW	1	RW	RW	RW	RW
								nitial value : 00H
	UM	SEL[1:0]	Selects o	peration r	node of	USART.		
			UMSEL1	UMSE	LO O	peration Mode	9	
			0	0	A	synchronous N	Node (Uart)	
			0	1	S	ynchronous M	ode	
			1	0	R	eserved		
			1	1	S	PI Mode		
	UPI	M[1:0]	Selects	Parity Ge	neration	and Check m	ethods	
			UPM1	UPM0	Par	ity		
			0	0	No	Parity		
			0	1	Res	served		
			1	0	Eve	en Parity		
			1	1	Odd	d Parity		
	USI	ZE[2:0]	When in a length of c			synchronous n	node of opera	tion, selects the
			USIZE2	USIZE1	USIZ	E0 Data L	ength	
			0	0	0	5 bit		
			0	0	1	6 bit		
			0	1	0	7 bit		
			0	1	1	8 bit		
			1	0	0	Reserv	ved	
			1	0	1	Reserv	ved	
			1	1	0	Reserv	ved	
			1	1	1	9 bit		
	UD	ORD	This bit is	in the sar	ne bit po	osition with US	SIZE1. In SPI	mode, when set

to one the MSB of the data byte is transmitted first. When set to zero the LSB of the data byte is transmitted first.

- 0 LSB First
- 1 MSB First

UCPOL Selects polarity of XCK in synchronous or spi mode

- 0 TXD change @Rising Edge, RXD change @Falling Edge
- 1 TXD change @ Falling Edge, RXD change @ Rising Edge
- **UCPHA** This bit is in the same bit position with USIZE0. In SPI mode, along with UCPOL bit, selects one of two clock formats for different kinds of synchronous serial peripherals. Leading edge means first XCK edge and trailing edge means 2nd or last clock edge of XCK in one XCK pulse. And Sample means detecting of incoming receive bit, Setup means preparing transmit data.

UCPOL	UCPHA	Leading Edge	Trailing Edge
0	0	Sample (Rising)	Setup (Falling)
0	1	Setup (Rising)	Sample (Falling)
1	0	Sample (Falling)	Setup (Rising)
1	1	Setup (Falling)	Sample (Rising)

UCTRLx2 (USART Control 2 Register) : E3H, FBH

7	6	5	4	3	2	1	0		
UDRIE	TXCIE	RXCIE	WAKEIE	TXE	RXE	USARTEN	U2X		
RW	RW	RW	RW	RW	RW	RW	RW		
						I	nitial value : 00H		
	UD	RIE	Interrupt enal	ole bit for USA	RT Data Regi	ster Empty.			
			0 Inter	rupt from UDR	E is inhibited	(use polling)			
			1 Whe	n UDRE is set	, request an in	terrupt			
	ТХС	CIE	Interrupt enal	ole bit for Tran	smit Complete).			
			0 Inter	rupt from TXC	is inhibited (u	se polling)			
				n TXC is set, r	•	•			
	RX	CIE	•	ole bit for Rece	•				
				rupt from RXC					
			1 When RXC is set, request an interrupt Interrupt enable bit for Asynchronous Wake in STOP mode. When						
	WA	WAKEIE			RXD goes to I		P mode. When interrupt can be		
			0 Inter	rupt from Wake	e is inhibited				
			1 When WAKE is set, request an interrupt						
	TXE	Ξ	Enables the t	ransmitter unit					
				smitter is disat					
				smitter is enab	led				
	RXI	RXE		eceiver unit.					
	USARTEN			eiver is disable					
				eiver is enabled	-				
				RT module by					
				RT is disabled	(CIOCK IS halte	ea)			
	1101	a a a a a a a a a a a a a a a a a a a		RT is enabled	r the course		tion and calent		
	U2)	•	receiver sam		n me asynch	ronous opera	tion and selects		

- 0 Normal asynchronous operation
- 1 Double Speed asynchronous operation

UCTRLx3 (USART Control 3 Register) : E4H, FCH

7	6	5	4	3	2	1	0	
MASTER	LOOPS	DISXCK	SPIS	S -	USBS	TX8	RX8	
RW	RW	RW	RM	/ -	RW	RW	RW	
						I	nitial value : 00	
	МА	STER		master or slave in the direction of XCI		hronous mod	e operation ar	
				Slave mode operat	ion and XCK i	s input pin.		
			1	Master mode opera	ation and XCK	is output pin		
	LO	OPS	Controls	the Loop Back mo	de of USART,	for test mode		
				Normal operation				
			1	Loop Back mode				
	DIS	DISXCK		hronous mode of	operation, se	elects the wa	aveform of XC	
				XCK is free-runnin master mode.	g while USAF	RT is enabled	in synchrono	
			1	XCK is active while	e any frame is	on transferrin	g.	
	SPI	SS	Controls the functionality of SS pin in master SPI mode.					
			0 SS pin is normal GPIO or other primary function					
			1 SS output to other slave device					
	USI	BS	Selects to operation	he length of stop b n.	it in Asynchro	nous or Syncl	nronous mode	
			0	1 Stop Bit				
			1	2 Stop Bit				
	TX8	TX8		h bit of data frame n. Write this bit first				
			0	MSB (9 th bit) to be t	transmitted is	'0'		
			1	MSB (9 th bit) to be t	transmitted is	'1'		
	RX8			h bit of data frame n. Read this bit first				
			0	MSB (9 th bit) receiv	ed is '0'			
			1	MSB (9 th bit) receiv	ed is '1'			

USTATx (USART Status Register) : E5H, FDH

7	6	5	4	3	2	1	0			
UDRE	TXC	RXC	WAKE	SOFTRST	DOR	FE	PE			
RW	RW	RW	RW	RW	R	R	R			
						I	nitial value : 80H			
	UDRE		The UDRE flag indicates if the transmit buffer (UDATA) is ready to receive new data. If UDRE is '1', the buffer is empty and ready to be written. This flag can generate a UDRE interrupt.							
				0 Transmit buffer is not empty.						
				1 Transmit buffer is empty.						
	тхо	-	Ų				shift register has y present in the			

		t buffer. This flag is automatically cleared when the interrupt routine of a TXC interrupt is executed. This flag can generate a terrupt.					
	0	Transmission is ongoing.					
	1	Transmit buffer is empty and the data in transmit shift register are shifted out completely.					
RXC	cleared	ig is set when there are unread data in the receive buffer and when all the data in the receive buffer are read. The RXC flag used to generate a RXC interrupt.					
	0	There is no data unread in the receive buffer					
	1	There are more than 1 data in the receive buffer					
WAKE	mode.	g is set when the RX pin is detected low while the CPU is in stop This flag can be used to generate a WAKE interrupt. This bit is when in asynchronous mode of operation.					
	0	No WAKE interrupt is generated.					
	1	WAKE interrupt is generated					
SOFTRST		This is an internal reset and only has effect on USART. Writing '1' to this bit initializes the internal logic of USART and is auto cleared.					
	0	No operation					
	1	Reset USART					
DOR	This bit is set if a Data OverRun occurs. While this bit is set, the incoming data frame is ignored. This flag is valid until the receive buffer is read.						
	0	No Data OverRun					
	1	Data OverRun detected					
FE		is set if the first stop bit of next character in the receive buffer is d as '0'. This bit is valid until the receive buffer is read.					
	0	No Frame Error					
	1	Frame Error detected					
PE	Error w	t is set if the next character in the receive buffer has a Parity then received while Parity Checking is enabled. This bit is valid preceive buffer is read.					
	0	No Parity Error					
	1	Parity Error detected					

UBAUDx(USART Baud-Rate Generation Register) : E6H, FEH

7	6	5	4	3	2	1	0
UBAUD7	UBAUD6	UBAUD5	UBAUD4	UBAUD3	UBAUD2	UBAUD1	UBAUD0
RW							

Initial value : FFH

UBAUD [7:0]

The value in this register is used to generate internal baud rate in asynchronous mode or to generate XCK clock in synchronous or spi mode. To prevent malfunction, do not write '0' in asynchronous mode, and do not write '0' or '1' in synchronous or spi mode.

UDATAx (USART Data Register) : E7H, FFH

7	6	5	4	3	2	1	0
UDATA7	UDATA6	UDATA5	UDATA4	UDATA3	UDATA2	UDATA1	UDATAO
RW							
						I	Initial value : 00H

UDATA [7:0] The USART Transmit Buffer and Receive Buffer share the same I/O address with this DATA register. The Transmit Data Buffer is the destination for data written to the UDATA register. Reading the UDATA register returns the contents of the Receive Buffer. Write this register only when the UDRE flag is set. In spi or synchronous master mode, write this register even if TX is not enabled to generate clock, XCK.

11.7.14 Baud Rate setting (example)

Table 11-15 Examples	of UBAUD Settings	for Commonly Use	d Oscillator Frequencies
	of obride obtailingo	101 001111101119 000	

Baud Rate			.00MHz				3432MHz		fOSC=2.00MHz			
	U2)		U2)		U2X=0		U2X=1		U2X=0		U2X=1	
	UBAUD	ERROR	UBAUD	ERROR	UBAUD	ERROR	UBAUD	ERROR	UBAUD	ERROR	UBAUD	ERROR
2400	25	0.2%	51	0.2%	47	0.0%	95	0.0%	51	0.2%	103	0.2%
4800	12	0.2%	25	0.2%	23	0.0%	47	0.0%	25	0.2%	51	0.2%
9600	6	-7.0%	12	0.2%	11	0.0%	23	0.0%	12	0.2%	25	0.2%
14.4K	3	8.5%	8	-3.5%	7	0.0%	15	0.0%	8	-3.5%	16	2.1%
19.2K	2	8.5%	6	-7.0%	5	0.0%	11	0.0%	6	-7.0%	12	0.2%
28.8K	1	8.5%	3	8.5%	3	0.0%	7	0.0%	3	8.5%	8	-3.5%
38.4K	1	-18.6%	2	8.5%	2	0.0%	5	0.0%	2	8.5%	6	-7.0%
57.6K	-	-	1	8.5%	1	-25.0%	3	0.0%	1	8.5%	3	8.5%
76.8K	-	-	1	-18.6%	1	0.0%	2	0.0%	1	-18.6%	2	8.5%
115.2 K	-	-	-	-	-	-	1	0.0%	-	-	1	8.5%
230.4 K	-	-	-	-	-	-	-	-	-	-	-	-
	fOSC=3.6864MHz				fOSC=4	.00MHz		fOSC=7.3728MHz				
Baud	U22	X=0	U2	X=1	U2	X=0	U2	X=1	U22	X=0	U2	X=1
Rate	UBAUD	ERROR	UBAUD	ERROR	UBAUD	ERROR	UBAUD	ERROR	UBAUD	ERROR	UBAUD	ERROR
2400	95	0.0%	191	0.0%	103	0.2%	207	0.2%	191	0.0%	-	-
4800	47	0.0%	95	0.0%	51	0.2%	103	0.2%	95	0.0%	191	0.0%
9600	23	0.0%	47	0.0%	25	0.2%	51	0.2%	47	0.0%	95	0.0%
14.4K	15	0.0%	31	0.0%	16	2.1%	34	-0.8%	31	0.0%	63	0.0%
19.2K	11	0.0%	23	0.0%	12	0.2%	25	0.2%	23	0.0%	47	0.0%
28.8K	7	0.0%	15	0.0%	8	-3.5%	16	2.1%	15	0.0%	31	0.0%
38.4K	5	0.0%	11	0.0%	6	-7.0%	12	0.2%	11	0.0%	23	0.0%
57.6K	3	0.0%	7	0.0%	3	8.5%	8	-3.5%	7	0.0%	15	0.0%
76.8K	2	0.0%	5	0.0%	2	8.5%	6	-7.0%	5	0.0%	11	0.0%
115.2K	1	0.0%	3	0.0%	1	8.5%	3	8.5%	3	0.0%	7	0.0%
230.4K	-	-	1	0.0%	-	-	1	8.5%	1	0.0%	3	0.0%
250K	-	-	1	-7.8%	-	-	1	0.0%	1	-7.8%	3	-7.8%
0.5M	-	-	-	-	-	-	-	-	-	-	1	-7.8%
		fOSC-8	.00MHz	L.	fOSC=11.0592MHz				fOSC=14.7456MHz			
Baud	112	X=0	U2	X_1	U2X=0 U2X=1			U2X=0 U2X=1				
Rate	UBAUD	ERROR	UBAUD	ERROR	UBAUD	ERROR	UBAUD	ERROR	UBAUD	ERROR	UBAUD	ERROR
2400	207	0.2%	- UBAUD	-	-	-	- UBAUD	-	-	-	-	-
4800	103	0.2%	207	0.2%	143	0.0%	_	-	191	0.0%	_	
9600	51	0.2%	103	0.2%	71	0.0%	143	0.0%	95	0.0%	191	0.0%
9600 14.4K	34	-0.8%	68	0.2%	47	0.0%	95	0.0%	95 63	0.0%	127	0.0%
14.4K	25	0.2%	51	0.0%	35	0.0%	95 71	0.0%	47	0.0%	95	0.0%
28.8K	16	2.1%	34	-0.8%	23	0.0%	47	0.0%	31	0.0%	63	0.0%
20.0K 38.4K	10	0.2%	25	-0.8%	17	0.0%	35	0.0%	23	0.0%	47	0.0%
57.6K	8											
		-3.5%	16	2.1%	11	0.0%	23	0.0%	15	0.0%	31	0.0%
76.8K	6	-7.0%	12	0.2%	8	0.0%	17	0.0%	11	0.0%	23	0.0%

May. 04, 2012 Ver.0.5

115.2K	3	8.5%	8	-3.5%	5	0.0%	11	0.0%	7	0.0%	15	0.0%
230.4K	1	8.5%	3	8.5%	2	0.0%	5	0.0%	3	0.0%	7	0.0%
250K	1	0.0%	3	0.0%	2	-7.8%	5	-7.8%	3	-7.8%	6	5.3%
0.5M	-	-	1	0.0%	-	-	2	-7.8%	1	-7.8%	3	-7.8%
1M	-	-	-	-	-	-	-	-	-	-	1	-7.8%

11.8 SPI

11.8.1 Overview

There is Serial Peripheral Interface (SPI) one channel in MC96F4548. The SPI allows synchronous serial data transfer between the external serial devices. It can do Full-duplex communication by 4-wire (MOSI0, MISO0, SCK0, SS0), support Master/Slave mode, can select serial clock (SCK) polarity, phase and whether LSB first data transfer or MSB first data transfer.

11.8.2 Block Diagram




Figure 11-31 SPI Block Diagram

11.8.3 Data Transmit / Receive Operation

User can use SPI for serial data communication by following step

- 1. Select SPI operation mode(master/slave, polarity, phase) by control register SPICR0.
- 2. When the SPI is configured as a Master, it selects a Slave by SS signal (active low).

When the SPI is configured as a Slave, it is selected by SS signal incoming from Master

3. When the user writes a byte to the data register SPIDR0, SPI will start an operation.

- 4. In this time, if the SPI is configured as a Master, serial clock will come out of SCK pin. And Master shifts the eight bits into the Slave (transmit), Slave shifts the eight bits into the Master at the same time (receive). If the SPI is configured as a Slave, serial clock will come into SCK pin. And Slave shifts the eight bits into the Master (transmit), Master shifts the eight bits into the Slave at the same time (receive).
- 5. When transmit/receive is done, TCIR (Transmit Complete or Interrupt Request) bit will be set. If the SPI interrupt is enabled, an interrupt is requested. And TCIR bit is cleared by hardware when executing the corresponding interrupt. If SPI interrupt is disable, TCIR bit is cleared when user read the status register SPISRx, and then access (read/write) the data register SPIDR.
- Note) If you want to use both transmit and receive, set the TXENA, RXENA bit of SPISR, and if user want to use only either transmit or receive, clear the TXENA or RXENA. In this case, user can use disabled pin by GPIO freely.

11.8.4 SS pin function

- 1. When the SPI is configured as a Slave, the SS pin is always input. If LOW signal come into SS pin, the SPI logic is active. And if 'HIGH' signal come into SS pin, the SPI logic is stop. In this time, SPI logic will be reset, and invalidated any received data.
- 2. When the SPI is configured as a Master, the user can select the direction of the SS pin by port direction register (PxIO[x]). If the SS pin is configured as an output, user can use general GPIO output mode. If the SS pin is configured as an input, 'HIGH' signal must come into SS pin to guarantee Master operation. If 'LOW' signal come into SS pin, the SPI logic interprets this as another master selecting the SPI as a slave and starting to send data to it. To avoid bus contention, MS bit of SPICR will be cleared and the SPI becomes a Slave and then, TCIR bit of SPISR will be set, and if the SPI interrupt is enabled, an interrupt is requested.

Note)

- When the SS pin is configured as an output at Master mode, SS pin's output value is defined by user's software (PxDA[x]). Before SPICR0 setting, the direction of SS pin must be defined
- If you don't need to use SS pin, clear the SSENA bit of SPISR0. So, you can use disabled pin by GPIO freely. In this case, SS signal is driven by 'HIGH' or 'LOW' internally. In other words, master is 'HIGH', salve is 'LOW'
- When SS pin is configured as input(master or slave), if 'HIGH' signal come into SS pin, this flag bit will be set at the SS rising time. And you can clear it by writing '0'.

11.8.5 Timing Waveform




Figure 11-32 SPI Transmit/Receive Timing Diagram at CPHA = 0




Figure 11-33 SPI Transmit/Receive Timing Diagram at CPHA = 1

11.8.6 Register Map

Table 11-16 Register Map

Name	Address	Dir Default Description		Description
SPICR0	D2H	R/W	0H	SPI Control Register 0
SPIDR0	D3H	R/W	0H	SPI Data Register 0
SPISR0	D4H	-	0H	SPI Status Register 0

11.8.7 SPI Register description

The SPI Register consists of SPI Control Register (SPICR0), SPI Status Register (SPISR0) and SPI Data Register (SPIDR0)

11.8.8 Register description for SPI

SPICR0 (SPI Control Register) : D2H, 92H

7	6	5	4	3	3	2	1	0		
SPIEN	FLSB	MS	CPOL	CP	HA	DSCR	SCR1	SCR0		
RW	RW	RW	RW		W	RW	RW	RW		
								nitial value : 0		
	SPI	EN	0 SI	ntrols the S PI Disable PI Enable	SPI ope	eration				
	FLS	5B	This bit selects the data transmission sequence 0 MSB First 1 LSB First							
	MS		This bit se	lects wheth	ner Mas	ster or Slave r	node			
			0 SI	lave mode						
			1 M	aster mode	9					
	CP	OL	These tw	o bits contr	ol the s	serial clock (S	CK) mode			
	CPI	HA	Clock Ph or trailing	ase (CPHA	A) bit d CK. Re	fer to Figure 1	ita is sampled 1-32, Figure	d on the leadi 11-33		
			CPOL	CPHA	Le	eading Edge	Trailing	Edge		
			0	0	Sa	ample (Rising)) Setup (F	Falling)		
			0	1	Se	etup (Rising)	Sample	(Falling)		
			1	0	Sa	ample (Falling) Setup (F	Setup (Rising)		
			1	1	Se	etup (Falling)	Sample	(Rising)		
	DS(SCI	CR R[2:0]	These three bits select the SCK rate of the device configured as Master. When DSCR bit is written one, SCK will be doubled in Master mode.							
			fx– Main s	-	k oscill	ation frequend	cy.			
			DSCR	SCR1	SCRO) SCK fr	equency			
			0	0	0	fx/4				
			0	0	1	fx/16				
			0	1	0	fx/64				
			0	1	1	fx/128				
			1	0	0	fx/2				
			1	0	1	fx/8				
			1	1	0	fx/32				
			1	1	1	fx/64				

SPIDR0 (SPI Data Register) : D3H, 93H

7	6	5	4	3	2	1	0
SPIDR7	SPIDR6	SPIDR5	SPIDR4	SPIDR3	SPIDR2	SPIDR1	SPIDR0
RW							

Initial value : 00H

SPIDR [7:0]

SPI data register.

Although you only use reception, user must write any data in here to start the SPI operation.

SPISR0 (SPI Status Register) : D4H, F1H

7	6	5	4	3	2	1	0
TCIR	WCOL	SS_HIGH	-	TWOPIN	SSENA	TXENA	RXENA
R	R	RW	-	RW	RW	RW	RW
						I	nitial value : 00

TCIR When a serial data transmission is complete, the TCIR bit is set. If the SPI interrupt is enabled, an interrupt is requested. And TCIR bit is cleared by hardware when executing the corresponding interrupt. If SPI interrupt is disable, TCIR bit is cleared when user read the status register SPISR0, and then access (read/write) the data register SPIDR0. 0 Interrupt cleared 1 Transmission Complete and Interrupt Requested WCOL This bit is set if the data register SPIDR0 is written during a data transfer. This bit is cleared when user read the status register SPISR0, and then access (read/write) the data register SPIDR0. 0 No collision Write Collision 1 SS_HIGH When SS pin is configured as input(master or slave), if 'HIGH' signal come into SS pin, this flag bit will be set at the SS rising time. And you can clear it by writing '0'. You can write only zero. 0 Flag is cleared 1 Flag is set TWOPIN This bit controls the 2 pin operation. 0 Disable 1 Enable **SSENA** This bit controls the SS pin operation 0 Disable 1 Enable **TXENA** This bit controls a data transfer operation 0 Disable Enable 1 **RXENA** This bit controls a data reception operation 0 Disable Enable 1

Note that if the MS is set to '0', when TWOPIN is set to '0', port 04 is set to MISO and if the MS is set to '0', when TWOPIN is set to '1', port 03 is set to MOSI. But if the MS is set to '1', when TWOPIN is set to '0', port 04 is set to MOSI and if the MS is set to '1', when TWOPIN is set to '1', port 03 is set to MISO.

11.9 I²C

11.9.1 Overview

The I²C is one of industrial standard serial communication protocols, and which uses 2 bus lines Serial Data Line (SDA) and Serial Clock Line (SCL) to exchange data. Because both SDA and SCL lines are open-drain output, each line needs pull-up resistor. The features are as shown below.

- Compatible with I²C bus standard
- Multi-master operation
- Up to 400 KHz data transfer speed
- 7 bit address
- Support 2 slave addresses
- Both master and slave operation
- Bus busy detection

11.9.2 Block Diagram




Figure 11-34 I²C Block Diagram

11.9.3 I²C Bit Transfer

The data on the SDA line must be stable during HIGH period of the clock, SCL. The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW. The exceptions are START(S), repeated START(Sr) and STOP(P) condition where data line changes when clock line is high.




Figure 11-35 Bit Transfer on the I²C-Bus

11.9.4 Start / Repeated Start / Stop

One master can issue a START (S) condition to notice other devices connected to the SCL, SDA lines that it will use the bus. A STOP (P) condition is generated by the master to release the bus lines so that other devices can use it.

A high to low transition on the SDA line while SCL is high defines a START (S) condition.

A low to high transition on the SDA line while SCL is high defines a STOP (P) condition.

START and STOP conditions are always generated by the master. The bus is considered to be busy after START condition. The bus is considered to be free again after STOP condition, ie, the bus is busy between START and STOP condition. If a repeated START condition (Sr) is generated instead of STOP condition, the bus stays busy. So, the START and repeated START conditions are functionally identical.




Figure 11-36 START and STOP Condition

11.9.5 Data Transfer

Every byte put on the SDA line must be 8-bits long. The number of bytes that can be transmitted per transfer is unlimited. Each byte has to be followed by an acknowledge bit. Data is transferred with the most significant bit (MSB) first. If a slave can't receive or transmit another complete byte of data until it has performed some other function, it can hold the clock line SCL LOW to force the master into a wait state. Data transfer then continues when the slave is ready for another byte of data and releases clock line SCL.




Figure 11-37 Data Transfer on the I²C-Bus

11.9.6 Acknowledge

The acknowledge related clock pulse is generated by the master. The transmitter releases the SDA line (HIGH) during the acknowledge clock pulse. The receiver must pull down the SDA line during the acknowledge clock pulse so that it remains stable LOW during the HIGH period of this clock pulse. When a slave is addressed by a master (Address Packet), and if it is unable to receive or transmit because it's performing some real time function, the data line must be left HIGH by the slave. And also, when a slave addressed by a master is unable to receive more data bits, the slave receiver must release the SDA line (Data Packet). The master can then generate either a STOP condition to abort the transfer, or a repeated START condition to start a new transfer.

If a master receiver is involved in a transfer, it must signal the end of data to the slave transmitter by not generating an acknowledge on the last byte that was clocked out of the slave. The slave transmitter must release the data line to allow the master to generate a STOP or repeated START condition.




Figure 11-38 Acknowledge on the I²C-Bus

11.9.7 Synchronization / Arbitration

Clock synchronization is performed using the wired-AND connection of I²C interfaces to the SCL line. This means that a HIGH to LOW transition on the SCL line will cause the devices concerned to start counting off their LOW period and it will hold the SCL line in that state until the clock HIGH state is reached. However the LOW to HIGH transition of this clock may not change the state of the SCL line if another clock is still within its LOW period. In this way, a synchronized SCL clock is generated with its LOW period determined by the device with the longest clock LOW period, and its HIGH period determined by the one with the shortest clock HIGH period.

A master may start a transfer only if the bus is free. Two or more masters may generate a START condition. Arbitration takes place on the SDA line, while the SCL line is at the HIGH level, in such a way that the master which transmits a HIGH level, while another master is transmitting a LOW level will switch off its DATA output state because the level on the bus doesn't correspond to its own level. Arbitration continues for many bits until a winning master gets the ownership of I²C bus. Its first stage is comparison of the address bits.




Figure 11-39 Clock Synchronization during Arbitration Procedure




Figure 11-40 Arbitration Procedure of Two Masters

11.9.8 Operation

The I^2C is byte-oriented and interrupt based. Interrupts are issued after all bus events except for a transmission of a START condition. Because the I^2C is interrupt based, the application software is free to carry on other operations during a I^2C byte transfer.

Note that when a I²C interrupt is generated, IIF flag in I2CMR register is set, it is cleared by writing an arbitrary value to I2CSR. When I²C interrupt occurs, the SCL line is hold LOW until writing any value to I2CSR. When the IIF flag is set, the I2CSR contains a value indicating the current state of the I2C bus. According to the value in I2CSR, software can decide what to do next.

I²C can operate in 4 modes by configuring master/slave, transmitter/receiver. The operating mode is configured by a winning master. A more detailed explanation follows below.

11.9.8.1 Master Transmitter

To operate I²C in master transmitter, follow the recommended steps below.

1. Enable I²C by setting IICEN bit in I2CMR. This provides main clock to the peripheral.

2. Load SLA+W into the I2CDR where SLA is address of slave device and W is transfer direction from the viewpoint of the master. For master transmitter, W is '0'. Note that I2CDR is used for both address and data.

3. Configure baud rate by writing desired value to both I2CSCLLR and I2CSCLHR for the Low and High period of SCL line.

4. Configure the I2CSDAHR to decide when SDA changes value from falling edge of SCL. If SDA should change in the middle of SCL LOW period, load half the value of I2CSCLLR to the I2CSDAHR.

5. Set the START bit in I2CMR. This transmits a START condition. And also configure how to handle interrupt and ACK signal. When the START bit is set, 8-bit data in I2CDR is transmitted out according to the baud-rate.

6. This is ACK signal processing stage for address packet transmitted by master. When 7-bit address and 1-bit transfer direction is transmitted to target slave device, the master can know whether the slave acknowledged or not in the 9th high period of SCL. If the master gains bus mastership, I2C generates GCALL interrupt regardless of the reception of ACK from the slave device. When I²C loses bus mastership during arbitration process, the MLOST bit in I2CSR is set, and I²C waits in idle state or can be operate as an addressed slave. To operate as a slave when the MLSOT bit in I2CSR is set, the ACKEN bit in I2CMR must be set and the received 7-bit address must equal to the SLA bits in I2CSAR. In this case I²C operates as a slave transmitter or a slave receiver (go to appropriate section). In this stage, I²C holds the SCL LOW. This is because to decide whether I²C continues serial transfer or stops communication. The following steps continue assuming that I²C does not lose mastership during first data transfer.

 I^2C (Master) can choose one of the following cases regardless of the reception of ACK signal from slave.

1) Master receives ACK signal from slave, so continues data transfer because slave can receive more data from master. In this case, load data to transmit to I2CDR.

2) Master stops data transfer even if it receives ACK signal from slave. In this case, set the STOP bit in I2CMR.

3) Master transmits repeated START condition with not checking ACK signal. In this case, load SLA+R/W into the I2CDR and set START bit in I2CMR.

After doing one of the actions above, write arbitrary value to I2CSR to release SCL line. In case of 1), move to step 7. In case of 2), move to step 9 to handle STOP interrupt. In case of 3), move to step 6 after transmitting the data in I2CDR and if transfer direction bit is '1' go to master receiver section.

7. 1-Byte of data is being transmitted. During data transfer, bus arbitration continues.

8. This is ACK signal processing stage for data packet transmitted by master. I²C holds the SCL LOW. When I²C loses bus mastership while transmitting data arbitrating other masters, the MLOST bit in I2CSR is set. If then, I²C waits in idle state. When the data in I2CDR is transmitted completely, I²C generates TEND interrupt.

I²C can choose one of the following cases regardless of the reception of ACK signal from slave.

1) Master receives ACK signal from slave, so continues data transfer because slave can receive more data from master. In this case, load data to transmit to I2CDR.


2) Master stops data transfer even if it receives ACK signal from slave. In this case, set the STOP bit in I2CMR.

3) Master transmits repeated START condition with not checking ACK signal. In this case, load SLA+R/W into the I2CDR and set the START bit in I2CMR.

After doing one of the actions above, write arbitrary value to I2CSR to release SCL line. In case of 1), move to step 7. In case of 2), move to step 9 to handle STOP interrupt. In case of

3), move to step 6 after transmitting the data in I2CDR, and if transfer direction bit is '1' go to master receiver section.

9. This is the final step for master transmitter function of I^2C , handling STOP interrupt. The STOP bit indicates that data transfer between master and slave is over. To clear I2CSR, write arbitrary value to I2CSR. After this, I^2C enters idle state.



The next figure depicts above process for master transmitter operation of I^2C .

Figure 11-41 Formats and States in the Master Transmitter Mode

11.9.8.2 Master Receiver

To operate I²C in master receiver, follow the recommended steps below.

1. Enable I2C by setting IICEN bit in I2CMR. This provides main clock to the peripheral.

2. Load SLA+R into the I2CDR where SLA is address of slave device and R is transfer direction from the viewpoint of the master. For master receiver, R is '1'. Note that I2CDR is used for both address and data.

3. Configure baud rate by writing desired value to both I2CSCLLR and I2CSCLHR for the Low and High period of SCL line.

4. Configure the I2CSDAHR to decide when SDA changes value from falling edge of SCL. If SDA should change in the middle of SCL LOW period, load half the value of I2CSCLLR to the I2CSDAHR.

5. Set the START bit in I2CMR. This transmits a START condition. And also configure how to handle interrupt and ACK signal. When the START bit is set, 8-bit data in I2CDR is transmitted out according to the baud-rate.

6. This is ACK signal processing stage for address packet transmitted by master. When 7-bit address and 1-bit transfer direction is transmitted to target slave device, the master can know whether the slave acknowledged or not in the 9th high period of SCL. If the master gains bus mastership, I²C generates GCALL interrupt regardless of the reception of ACK from the slave device. When I²C loses bus mastership during arbitration process, the MLOST bit in I2CSR is set, and I2C waits in idle state or can be operate as an addressed slave. To operate as a slave when the MLSOT bit in I2CSR is set, the ACKEN bit in I2CMR must be set and the received 7-bit address must equal to the SLA bits in I2CSAR. In this case I²C operates as a slave transmitter or a slave receiver (go to appropriate section). In this stage, I²C holds the SCL LOW. This is because to decide whether I²C continues serial transfer or stops communication. The following steps continue assuming that I²C does not lose mastership during first data transfer.

I2C (Master) can choose one of the following cases according to the reception of ACK signal from slave.

1) Master receives ACK signal from slave, so continues data transfer because slave can prepare and transmit more data to master. Configure ACKEN bit in I2CMR to decide whether I^2C ACKnowledges the next data to be received or not.

2) Master stops data transfer because it receives no ACK signal from slave. In this case, set the STOP bit in I2CMR.

3) Master transmits repeated START condition due to no ACK signal from slave. In this case, load SLA+R/W into the I2CDR and set START bit in I2CMR.

After doing one of the actions above, write arbitrary value to I2CSR to release SCL line. In case of 1), move to step 7. In case of 2), move to step 9 to handle STOP interrupt. In case of 3), move to step 6 after transmitting the data in I2CDR and if transfer direction bit is '0' go to master transmitter section.

7. 1-Byte of data is being received.

8. This is ACK signal processing stage for data packet transmitted by slave. I²C holds the SCL LOW. When 1-Byte of data is received completely, I²C generates TEND interrupt.

I²C can choose one of the following cases according to the RXACK flag in I2CSR.

1) Master continues receiving data from slave. To do this, set ACKEN bit in I2CMR to ACKnowledge the next data to be received.

2) Master wants to terminate data transfer when it receives next data by not generating ACK signal. This can be done by clearing ACKEN bit in I2CMR.

3) Because no ACK signal is detected, master terminates data transfer. In this case, set the STOP bit in I2CMR.

4) No ACK signal is detected, and master transmits repeated START condition. In this case, load SLA+R/W into the I2CDR and set the START bit in I2CMR.

After doing one of the actions above, write arbitrary value to I2CSR to release SCL line. In case of 1) and 2), move to step 7. In case of 3), move to step 9 to handle STOP interrupt. In case of 4), move to step 6 after transmitting the data in I2CDR, and if transfer direction bit is '0' go to master transmitter section.

9. This is the final step for master receiver function of I^2C , handling STOP interrupt. The STOP bit indicates that data transfer between master and slave is over. To clear I2CSR, write arbitrary value to I2CSR. After this, I^2C enters idle state.

The processes described above for master receiver operation of I2C can be depicted as the following figure.




Figure 11-42 Formats and States in the Master Receiver Mode

11.9.8.3 Slave Transmitter

To operate I²C in slave transmitter, follow the recommended steps below.

1. If the main operating clock (SCLK) of the system is slower than that of SCL, load value 0x00 into I2CSDAHR to make SDA change within one system clock period from the falling edge of SCL. Note that the hold time of SDA is calculated by SDAH x period of SCLK where SDAH is multiple of number of SCLK coming from I2CSDAHR. When the hold time of SDA is longer than the period of SCLK, I²C (slave) cannot transmit serial data properly.

2. Enable I^2C by setting IICEN bit and INTEN bit in I2CMR. This provides main clock to the peripheral.

3. When a START condition is detected, I^2C receives one byte of data and compares it with SLA bits in I2CSAR. If the GCALLEN bit in I2CSAR is enabled, I^2C compares the received data with value 0x00, the general call address.

4. If the received address does not equal to SLA bits in I2CSAR, I²C enters idle state ie, waits for another START condition. Else if the address equals to SLA bits and the ACKEN bit is enabled, I²C generates SSEL interrupt and the SCL line is held LOW. Note that even if the address equals to SLA bits, when the ACKEN bit is disabled, I2C enters idle state. When SSEL interrupt occurs, load transmit data to I2CDR and write arbitrary value to I2CSR to release SCL line.


5. 1-Byte of data is being transmitted.

6. In this step, I2C generates TEND interrupt and holds the SCL line LOW regardless of the reception of ACK signal from master. Slave can select one of the following cases.

No ACK signal is detected and I²C waits STOP or repeated START condition.
 ACK signal from master is detected. Load data to transmit into I2CDR.

After doing one of the actions above, write arbitrary value to I2CSR to release SCL line. In case of 1) move to step 7 to terminate communication. In case of 2) move to step 5. In either case, a repeated START condition can be detected. For that case, move step 4.

7. This is the final step for slave transmitter function of I^2C , handling STOP interrupt. The STOP bit indicates that data transfer between master and slave is over. To clear I2CSR, write arbitrary value to I2CSR. After this, I2C enters idle state.



The next figure shows flow chart for handling slave transmitter function of I^2C .

Figure 11-43 Formats and States in the Slave Transmitter Mode

11.9.8.4 Slave Receiver

To operate I²C in slave receiver, follow the recommended steps below.

1. If the main operating clock (SCLK) of the system is slower than that of SCL, load value 0x00 into I2CSDAHR to make SDA change within one system clock period from the falling edge of SCL. Note that the hold time of SDA is calculated by SDAH x period of SCLK where SDAH is multiple of number of SCLK coming from I2CSDAHR. When the hold time of SDA is longer than the period of SCLK, I^2C (slave) cannot transmit serial data properly.

2. Enable I^2C by setting IICEN bit and INTEN bit in I2CMR. This provides main clock to the peripheral.

3. When a START condition is detected, I^2C receives one byte of data and compares it with SLA bits in I2CSAR. If the GCALLEN bit in I2CSAR is enabled, I^2C compares the received data with value 0x00, the general call address.

4. If the received address does not equal to SLA bits in I2CSAR, I²C enters idle state ie, waits for another START condition. Else if the address equals to SLA bits and the ACKEN bit is enabled, I²C generates SSEL interrupt and the SCL line is held LOW. Note that even if the address equals to SLA bits, when the ACKEN bit is disabled, I²C enters idle state. When SSEL interrupt occurs and I²C is ready to receive data, write arbitrary value to I2CSR to release SCL line.


5. 1-Byte of data is being received.

6. In this step, I²C generates TEND interrupt and holds the SCL line LOW regardless of the reception of ACK signal from master. Slave can select one of the following cases.

No ACK signal is detected (ACKEN=0) and I²C waits STOP or repeated START condition.
 ACK signal is detected (ACKEN=1) and I²C can continue to receive data from master.

After doing one of the actions above, write arbitrary value to I2CSR to release SCL line. In case of 1) move to step 7 to terminate communication. In case of 2) move to step 5. In either case, a repeated START condition can be detected. For that case, move step 4.

7. This is the final step for slave receiver function of I^2C , handling STOP interrupt. The STOP bit indicates that data transfer between master and slave is over. To clear I2CSR, write arbitrary value to I2CSR. After this, I^2C enters idle state.



The process can be depicted as following figure when I²C operates in slave receiver mode.

Figure 11-44 Formats and States in the Slave Receiver Mode

11.9.9 Register Map

Name	Address	Dir	Default	Description
I2CMR0	DAH	R/W	00H	I ² C Mode Control Register 0
I2CSR0	DBH	R	00H	I ² C Status Register 0
I2CSCLLR0	DCH	R/W	3FH	SCL Low Period Register 0
I2CSCLHR0	DDH	R/W	3FH	SCL High Period Register 0
I2CSDAHR0	DEH	R/W	01H	SDA Hold Time Register 0
I2CDR0	DFH	R/W	FFH	I ² C Data Register 0
I2CSAR00	D7H	R/W	00H	I ² C Slave Address 0 Register 0
I2CSAR01	D6H	R/W	00H	I ² C Slave Address 1 Register 0

			-	
I2CMR1	2F20H	R/W	00H	I ² C Mode Control Register 1
I2CSR1	2F21H	R	00H	I ² C Status Register 1
I2CSCLLR1	2F22H	R/W	3FH	SCL Low Period Register 1
I2CSCLHR1	2F23H	R/W	3FH	SCL High Period Register 1
I2CSDAHR1	2F24H	R/W	01H	SDA Hold Time Register 1
I2CDR1	2F25H	R/W	FFH	I ² C Data Register 1
I2CSAR10	2F26H	R/W	00H	I ² C Slave Address 1 Register 1
I2CSAR11	2F27H	R/W	00H	I ² C Slave Address Register 1

11.9.10 I²C Register description

I²C Registers are composed of I²C Mode Control Register (I2CMRx), I²C Status Register (I2CSRx), SCL Low Period Register (I2CSCLLRx), SCL High Period Register (I2CSCLHRx), SDA Hold Time Register (I2CSDAHRx), I²C Data Register (I2CDRx), I²C Slave Address 0 Register (I2CSARx1) and I²C Slave Address 1 Register (I2CSARx1).

11.9.11 Register description for I²C

I2CMRx (I²C Mode Control Register) : DAH, 2F20H

7	6	5	4	3	2	1	0			
IF	IICEN	RESET	INTEN	ACKEN	MASTER	STOP	START			
RW	RW	RW	RW	RW	R	RW	RW			
						I	nitial value : 00H			
	lif		This is interru	ot flag bit.						
			0 No in	terrupt is gene	erated or interi	upt is cleared				
			1 An int	terrupt is gene	rated					
	lice	EN	Enable I ² C Fu	unction Block	(by providing of	clock)				
			0 I ² C is inactive							
			1 I^2C is	active						
	RE	SET	Initialize interr	nal registers of	¹ ² C.					
			•	peration						
				ize l ² C, auto c						
	INT	EN	Enable interru							
			0 Disable interrupt, operates in polling mode							
			1 Enable interrupt							
	AC	KEN	Controls ACK signal generation at ninth SCL period.							
			Note) ACK signal is output (SDA=0) for the following 3 cases.							
			When received address packet equals to SLA bits in I2CSAR When received address packet equals to value 0x00 with GCALL							
			enabled		aonor oqualo					
			When I ² C ope	rates as a rec	eiver (master	or slave)				
			0 No A	CK signal is ge	enerated (SDA	\ =1)				
			1 ACK	signal is gene	rated (SDA=0)				
	MA	STER	Represent operating mode of I ² C							
			0 I ² C is in slave mode							
			1 I ² C is in master mode							
	STO	OP	When I ² C is master, generates STOP condition.							

0 No operation

1 STOP condition is to be generated

START When I²C is master, generates START condition.

0 No operation

1 START or repeated START condition is to be generated

I2CSRx (I²C Status Register) : DBH, 2F21H

7	6	5	4	3	2	1	0			
GCALL	TEND	STOP	SSEL	MLOST	BUSY	TMODE	RXACK			
R	R	R	R	R	R	R	R			
							nitial value : 00H			
	GCALL TEND			 This bit has different meaning depending on whether I²C is master of slave. Note 1) When I²C is a master, this bit represents whether it received AACH (Address ACK) from slave. When I2C is a slave, this bit is used to indicate general call. 0 No AACK is received (Master mode) 1 AACK is received (Master mode) 0 Received address is not general call address (Slave mode) 1 General call address is detected (Slave mode) 1 This bit is set when 1-Byte of data is transferred completely. Note 1) 0 1 byte of data is not completely transferred 						
	STO	-	 1 byte of data is completely transferred This bit is set when STOP condition is detected. Note 1) No STOP condition is detected 1 STOP condition is detected This bit is set when I²C is addressed by other master. Note 1) 							
	ML	OST	1 I ² C This bit repr 0 I ² C	is not selected a is addressed by esents the resu maintains bus r has lost bus ma	/ other master It of bus arbitr nastership	ation in maste	r mode. Note 1)			
	BU	SY	This bit refle	cts bus status. bus is idle, so a bus is busy						
	ТМ	ODE	 This bit is used to indicate whether I2C is transmitter or receiver. 0 I²C is a receiver 1 I²C is a transmitter 							
NI-4- 4\ T L	RX	ACK	 This bit shows the state of ACK signal. No ACK is received ACK is generated at ninth SCL period 							

Note 1) These bits can be source of interrupt.

When an I²C interrupt occurs except for STOP interrupt, the SCL line is hold LOW. To release SCL, write arbitrary value to I2CSR. When I2CSR is written, the TEND, STOP, SSEL, LOST, RXACK bits are cleared.

I2CSCLLRx (SCL Low Period Register) : DCH, 2F22H											
7	6	5	4	3	2	1	0				
SCLL7	SCLL6	SCLL5	SCLL4	SCLL3	SCLL2	SCLL1	SCLL0				
RW	RW	RW	RW	RW	RW	RW	RW				
							nitial value : 3F	۶H			

SCLL[7:0]

This register defines the LOW period of SCL when I²C operates in master mode. The base clock is SCLK, the system clock, and the period is calculated by the formula : $t_{SCLK} \times (4 \times SCLL + 1)$ where t_{SCLK} is the period of SCLK.

I2CSCLHRx (SCL High Period Register) : DDH, 2F23H

7	6	5	4	3	2	1	0
SCLH7	SCLH6	SCLH5	SCLH4	SCLH3	SCLH2	SCLH1	SCLH0
RW							
							nitial value : 3FI

SCLH[7:0]

This register defines the HIGH period of SCL when I^2C operates in master mode. The base clock is SCLK, the system clock, and the period is calculated by the formula : $t_{SCLK} \times (4 \times SCLH + 3)$ where t_{SCLK} is the period of SCLK.

So, the operating frequency of I²C in master mode (fI2C) is calculated by the following equation.

$$fI2C = \frac{1}{tSCLK \times (4 (SCLL + SCLH) + 4)}$$

I2CSDAHRx (SDA Hold Time Register) : DEH, 2F24H

7	6	5	4	3	2	1	0
SDAH7	SDAH6	SDAH5	SDAH4	SDAH3	SDAH2	SDAH1	SDAH0
RW							
						I	nitial value : 01H

SDAH[7:0] This register is used to control SDA output timing from the falling edge of SCL. Note that SDA is changed after $t_{SCLK} \times SDAH$. In master mode, load half the value of SCLL to this register to make SDA change in the middle of SCL. In slave mode, configure this register regarding the frequency of SCL from master. The SDA is changed after $t_{SCLK} \times (SDAH + 1)$. So, to insure normal operation in slave mode, the value $t_{SCLK} \times (SDAH + 1)$ must be smaller than the period of SCL.

I2CDRx (I²C Data Register) : DFH, 2F25H

7	6	5	4	3	2	1	0
ICD7	ICD6	ICD5	ICD4	ICD3	ICD2	ICD1	ICD0
RW							
						li	nitial value : FFH

ICD[7:0]

When I^2C is configured as a transmitter, load this register with data to be transmitted. When I^2C is a receiver, the received data is stored into this register.

•			0 /							
7	6	5	4	3	2	1	0			
SLA7	SLA6	SLA5	SLA4	SLA3	SLA2	SLA1	GCALLEN			
RW	RW	RW	RW	RW	RW	RW	R/W			
Initial value : 00H										
	SLA[7:1]			onfigure the s in slave mode		of this I ² C n	nodule when			
	GC	ALLEN	This bit decides whether I ² C allows general call address or not when I ² C operates in slave mode.							
			0 Ignore general call address							
			1 Allo	w general call	address					

I2CSARx0 (I²C Slave Address 1 Register) : D7H. 2F26H

I2CSARx1 (I2C Slave Address 1 Register 1) : D6H, 2F27H

7	6	5	4	3	2	1	0				
SLA7	SLA6	SLA5	SLA4	SLA3	SLA2	SLA1	GCALLEN				
RW	RW	RW	RW	RW	RW	RW	RW				
Initial value : 00H											
	SLA[7:1]		These bits configure the slave address of this I2C module when I2C operates in slave mode.								
	GC	ALLEN	This bit decides whether I2C allows general call address or not when I2C operates in slave mode.								
			0 Ignore general call address								
			1 Allo	w general call	address						

11.10 8-Bit A/D Converter

11.10.1 Overview


The analog-to-digital converter (A/D) converts an analog input signal to a corresponding 8-bit digital value. This MCU will have external eight analog input signals. The A/D coverter module in this device selects an analoge signal with multiplexer. The sample & hold block sample and hold the analog signal in certain times. The steady analog signal on sample & hold block convert to 8 bit digital signal.

The A/D module has four registers which are the control register ADCM (A/D Converter Mode Register), ADCM2 (A/D Converter Mode Register 2), ADCSH(A/D Converter Sample & Hold Time Register) and A/D result register ADCR (A/D Converter Result Register). As Figure 11 ADC Block Diagram, MUX selects an analog signal by ADSEL[2:0] and the selected signal gets into coverter block through sample & hold block. The sample and hold make a steady analog signal in certain times for getting stable A/D value. The time is controlled by ADCSH(A/D Converter Sample and Hold Time regsuter) that have to be more than 1. The value of ADCSH reload to 8 bit Down Counter, the count time of Down counter set in sample and hold time. Depending on input analog signal the sample & hold block requests stable time for electric charge. The CKSEL[2:0] (A/D Converter Clock selection) select the clock source(clock speed) of Down Counter and A/D converter counter that is multiplexed and Pre scaled from system clock(fx clock).

To executing A/D conversion, ADST bit sets to '1'. The register ADCR contains the results of the A/D conversion. When the conversion is completed, the result is loaded into the ADCR, the A/D conversion status bit AFLAG is set to '1', and the A/D interrupt is set. For processing A/D conversion, AFLAG bit is read as '0'. If using STBY (power down) bit, the ADC is disabled.


ADC Conversion Time = ADCSH + 9 cycles (see figure 11-47 A/D converter timing diagram)

After STBY bit is reset (ADC power enable) and it is restarted, during some cycle, ADC conversion value may have an inaccurate value.



11.10.2 Block Diagram

Figure 11-45 ADC Block Diagram









Figure 11-47 A/D converter Timing Diagram

11.10.3 ADC Operation





11.10.4 Register Map

Name	Address	Dir	Default	Description
ADCM	9AH	R/W	8FH	A/D Converter Mode Register
ADCM2	9BH	R/W	01H	A/D Converter Mode 2 Register
ADCR	9CH	R	-	A/D Converter Result Register
ADCSH	94H	R/W	02H	A/D comverter Sample Time Register

11.10.5 ADC Register description

The ADC Register consists of A/D Converter Mode Register (ADCM), A/D Converter Mode 2 Register (ADCM2), A/D Converter Result Register (ADCR) and A/D Converter Sample and Hold Time Register (ADCSH).

11.10.6 Register description for ADC

ADCM (A/D Converter Mode Register) : 9AH

7	6	5	4		3	2	1	0			
STBY	ADST	-	AFLA	G	-	ADSEL2	ADSEL1	ADSEL0			
RW	RW	-	R		-	RW	RW	RW			
								Initial value : 8FH			
	STE	ЗY	Control o	peration of	A/D sta	ndby (power d	down)				
			0 4	ADC modu	le enable	9					
			1 ADC module disable (power down)								
	AD	ST	Control A/D Conversion stop/start.								
			0 A	ADC Conve	ersion St	top					
			1 A	ADC Conve	ersion St	art					
	AFI	LAG	A/D Converter operation state								
			0 [During A/D	Convers	sion					
			1 A	VD Conve	rsion fini	shed					
	AD	SEL[2:0]	A/D Conv	verter input	selectio	n					
			ADSEL 2	ADSEL 1	ADSEI 0	L Descriptio	on				
			0	0	0	Channel0	(AN0)				
			0	0	1	Channel1	(AN1)				
			0	1	0	Channel2	(AN2)				
			0	1	1	Channel3	(AN3)				
			1	0	0	Channel4	(AN4)				
			1	0	1	Channel5	(AN5)				
			1	1	0	Channel6	6(AN6)				
			1	1	1	Channel7	(AN7)				

7	6	5	4		3	2	1	0
EXTRG	TSEL2	TSEL1	TSEL	0	-	CKSEL2	CKSEL1	CKSEL0
RW	RW	RW	RW		-	RW	RW	RW
		FRG EL[2:0]		External T External T	rigger dis rigger en	able n Description	n bitage Interrup ipt	nitial value : 0
			0 1 1 1 1	1 0 0 1	1 0 1 0 1	Timer2 inter		
	СК	SEL[2:0]	-		ock selec			
			CKSEL2 0 0 0 1 1 1 1	0 0 1 1 0 0 1	0 1 0 1 0 1 0 1 0 1	KSEL0 < : system clo		
	Converter F	lesult Reg	iister) : 90	н	2. A	DC clock ha	ve to be use	d 3MHz und
7	6	5	4 (Jister) 4	· · · ·	3	2	1	0
R7	R6	R5	R4		R3	R2	R1	R0

R7 R5 R2 R1 R0 R6 R4 R3 R R R R R R R R

Initial value : xxH

ADCSH (A/D Converter Sample and Hold Time Register) : 94H

7	6	5	4	3	2	1	0
SH7	SH6	SH5	SH4	SH3	SH2	SH1	SH0
RW	RW	RW	RW	RW	RW	RW	RW
					I	nitial value : 00	
	AD	СЅН	Control sample & hold time of an analog intput signal before				

A/D converting. It must be more than 1 value

11.11 HDMI[™]- CEC Controller

11.11.1 Introduction

The MC96F4548 embeds a HDMI[™]-CEC interface controller hardware supporting the CEC standard specification (HDMI Specification Version 1.3a). The Consumer electronics control (CEC) is the appendix supplement 1 to the HDMI standard. This protocol including the physical layer and link layer provides high-level communication control between various audio and video products. In this section, we explain the hardware stack including PHY layer and link layer.

The CEC block consists of clock control block, TX/RX buffer (40 data buffers about each of TX buffers 20, RX buffers 20) and data control block. CEC Data transmitting and receiving process are executing by H/W block. The following functionalities are supported by CEC H/W block;

- Bit timing control (One, Zero tolerance)
- Control signal free time by H/W, Message time constraints by S/W application
- issue end of message bit (EOM) by H/W
- generate ACK/NACK signal depended on Message characteristic (broadcasting or direct address)
- Frame Re transmissions
- Bit/Line error Handling
- Control signal free time by H/W, Message time constraints by S/W application
- Arbitration by end of transmission, and independently processing arbitration with RX process

(not lose RX Data even if device lose arbitration process)

Name	Address	Dir	Default	Description
CEC_PRES0	2F60H	R/W	00H	Clock prescaler register (Low byte)
CEC_PRES1	2F61H	R/W	00H	Clock prescaler register (High byte)
CEC_CONF0	2F62H	R/W	00H	CEC Block configuration register 0
CEC_CONF1	2F63H	R/W	00H	CEC Block configuration register 1
CEC_GCTRL	2F64H	R/W	00H	Signal free time control register
CEC_ICTRL	2F65H	R/W	00H	TX data control register
CEC_FCTRL	2F66H	W	00H	RX data count register
CEC_ISTAT	2F67H	R	00H	TX block state register
CEC_FSTAT	2F68H	R	00H	RX block state register
CEC_ICLR	2F69H	W	00H	TX block state clear register
CEC_FCLR	2F6AH	W	00H	RX block status clear register
CEC_TXH	2F6BH	R/W	00H	TX Header data buffer
CEC_TXD_1 ~ CEC_TXD_19	2F6CH ~ 2F7EH	R/W	00Н	TX Data buffers
CEC_RXH	2F7FH	R	-	RX Header Data buffer
CEC_RXD_1 ~ CEC_RXD_19	2F80H ~	R	-	RX Data buffer

11.11.2 HDMI[™]-CEC registers map

2F92H		

11.11.3 HDMI-CEC Registers description

The HDMI-CEC Registers are defined at Xdata address SFR area.

CEC	PRESx	(CEC I	Prescaler	Reaister)	:	2F60H, 2F61H
					-	

7	6	5	4	3	2	1	0
PRES0_7	PRES0_6	PRES0_5	PRES0_4	PRES0_3	PRES0_2	PRES0_1	PRES0_0
RW	RW	RW	RW	RW	RW	RW	RW
						I	nitial value : 00H
7	6	5	4	3	2	1	0
7 PRES1_7	6 PRES1_6	5 PRES1_5	4 PRES1_4	3 PRES1_3	2 PRES1_2	1 PRES1_1	0 PRES1_0
7 PRES1_7 RW	-	-			_	1 PRES1_1 RW	-

CEC_PRESx The basic clock of CEC block request 32.768KHz. Input source clock(System clock) change to CEC base clock(32.68Khz) by setting prescaler register.

 $CEC_PRESx = (F_{sysClock} / 32.768KHz) / 2 - 1$

F_{sysClock} = System clock

CEC_CONF0 (CEC Configuration Register 0) : 2F62H

7	6	5	4	3	2	1	0			
AWAKE_EN	TX_RETRY2	TX_RETRY1	TX_RETRY0	Dev_Add3	Dev_Add2	Dev_Add1	Dev_Add0			
RW	-	-	-	RW	RW	RW	RW			
	Initial value : 00H									
	AWAKE_	- bl (1 to	synchronous w ock source cloo f CEC clock so wake up at S ource at STOP	ck it control wa ource is sub o STOP mode. mode, MCU e	ake up at STO scillator or PL In case of su enter Wake Up	P mode. L clock this is ub oscillator o	not affected or PLL clock			
		1								
	TX_RET		Under uncertain condition of CEC line, if a CEC follower do not response ACK it decides Re-transmission times after 4 *2.4 Msec.							
	Dev_Ado	d[3:1] O	wn Device Add	ress (self-log	ical address)					
		С	EC Device logi	cal Address (0 ~ 15)					

CEC_CONF1 (CEC Configuration Register 1): 2F63H

7	6	5	4	3	2	1	0	
INT_ERR_TX _EN	INT_ERR_A CK_EN	-	-	-	-	SUBCLK_EN	CEC_EN	
RW	RW	-	-	-	-	RW	RW	
						l	nitial value : 0	OН
		FDD TV	At finding a arror on CEC line, anable or disable CEC Interrupt over					

 INT_ERR_TX
 At finding a error on CEC line, enable or disable CEC Interrupt event

 _EN
 0
 Disable CEC Interrupt at TX error

	1	Enable CEC Interrupt at TX error					
	At AC	At ACK error, enable or disable CEC Interrupt event					
K_EN	0	Disable CEC Interrupt					
	1	Enable CEC Interrupt					
SUBCLK_EN	It select CEC block clock source to use Sub OSC or Main system clock						
	0	Select Main system clock as CEC clock source					
	1	Select Sub OSC					
CEC_EN		Enable / Disable CEC block active (In case of disable, CEC wake UP is not available)					
	0	Inactive CEC block					
	1	Active CEC block					

CEC_GCTRL (Signal free time control register) : 2F64H

7	6	5	4	3	2	1	0		
SFT_7_10	SFT_7_10	SFT_7_10	SFT_5_7	SFT_5_7	SFT_3_5	SFT_3_5	LINE_BUSY		
RW	RW	RW	RW	RW	RW	RW	R		
							nitial value : 00)H	
	CEC_GCTRL SFT_7_10[2:0]			Before attempting to transmit or re-transmit a frame, a device shall ensure that the CEC line has been inactive for a number of bit periods. This signal free time is defined as the time since the start of the final bit of the previous frame. It define signal free times When present initiator wants to send another frame immediately after its previous frame, it decide waiting time before sending					
			Default signal free time (7x2.4)mSec Waiting time = (7+0.5 x SFT_7_10)x2.4mSec						
	SFT	[_5_7[1:0]	When new initiator wants to send a frame, it decide waiting time before sending.						
			Default signal free time (5x2.4)mSec Waiting time =(5+0.5 * SFT_5_7)x2.4 mSec						
	SFT	[_3_5[1:0]	When previous attempt to send frame unsuccessful, it decide waiting time before sending.						
			Default signal free time (3 x 2.4)mSec Waiting time =(3+0.5 * SFT_3_5)x2.4 mSec						
	LIN	E_BUSY	If it is high state, CEC line is busy (occupying CEC line by any CEC device)						
			0 Free 1 Line b	CEC line busy					

CEC_ICTRL (CEC TX data control register) : 2F65H

7	6	5	4	3	2	1	0		
-	-	TX_DSIZE	TX_DSIZE	TX_DSIZE	TX_DSIZE	TX_DSIZE	TX_MODE		
-	-	RW	RW	RW	RW	RW			
	Initial value : 00H								
TX_DSIZE			TX data buffers on CEC block have 19. It decides transmission data sizes except Header byte.						
			0 Just transmit Header byte.						
			Max TX data size is 19						
TX_MODE			If it is set, it start to transmit TX Data after writing TX Data on TX data buffers and TX Data size						

It is cleared by H/W after finishing data transmission completely (It is possible to use a busy signal for transmission line)

CEC_FCTRL (CEC RX data count register) : 2F66H

7	6	5	4	3	2	1	0
-	-	-	-	RX_DSISE	RX_DSISE	RX_DSISE	RX_DSISE
-	-	-	-	R	R	R	R
						I	nitial value : 00H

RX_DSIZE RX data buffers on CEC block have 19. The value f register is RX Data size received from initiator.

0 Just transmit Header byte.

Max TX data size is 19

CEC_ISTAT (CEC TX block state register) : 2F67H

7	6	5	4	3	2	1	0
-	-	-	INT_ERR_TX _OTHER	INT_ERR_A CK	INT_ARBIT	INT_TX_FAIL	INT_TX_DO NE
-	-	-	-	R	R	R	R

Initial value : 00H

INT_ERR_TX _OTHER	After finishing transmission it indicate an error from a follower or CEC line. It is cleared by setting CLR_INT_ERR_TX_OTHER bit on CEC_ICLR register					
	0 No error					
	1 An error is invoked					
INT_ERR_AC K	After finishing transmission, it indicates to have right ACK/NACK or not It is cleared by setting CLR_INT_ERR_ACK bit on CEC_ICLR register					
	0 Getting right ACK/NACK					
	1 An ACK/NACK error is invoked					
INT_ARBIT	t indicates to have an arbitration process and the device have lost CEC ine occupation. If the device loses CEC line right, S/W has to start re- ransmit data after waiting signal free time. t is cleared by setting CLR_INT_ARBIT bit on CEC_ICLR register					
	0 no lost CEC line occupation					
	1 lost arbitration					
INT_TX_FAIL	It indicates a transmission fail after finishing re-transmissions (defined by TX RETRY).					
	It is cleared by setting CLR_INT_TX_FAIL bit on CEC_ICLR register					
	0 No error transmission					
	1 Completely transmission fail					
INT_TX_DON E	It indicates to is completely done a transmission It is cleared by setting CLR_INT_TX_DONE bit on CEC_ICLR register					
	0 No meaning					
	1 after setting to be done frame transmission					

1 after setting to be done frame transmission

CEC_FSTAT (CEC RX block state register) : 2F68H

7	6	5	4	3	2	1	0		
INT_AWAKE UP	-	-	-	INT_ERR_R X_OTHER	INT_ERR_BI T	INT_ERR_O VF	INT_RX_DO NE		
R	-	-	-	R	R	R	R		
						Ir	nitial value : XXH		
	INT UP		waked up from	n power down	t using 32.768	ck it indicate that MCU was using 32.768 KHz JP bit on CEC_FCLR register			
			0 No er	ror					
			1 An error is invoked						
		THER	line condition	, it indicates	an error(ins	sert 3.6mSec	vice or abnormal low time). It is on CEC_FCLR		
			0 No error						
			1 An er	ror is invoked					
	INT F						,		
				/erflow					
				uffer overflow					
	E		It indicates to finish RX reception without any problem . It is cleared by setting CLR_INT_RX_DONE bit on CEC_FCLR regist				E_FCLR register		
			0 No m	eaning					
			1 Comp	oletely receive	d RX Data (d	irectly or broa	dcasting data)		

CEC_ICLR (CEC TX block state clear register) : 2F69H

7	6	5	4	3	2	1	0
-	-	-	CLR_INT_ER R_TX_OTHE R	CLR_INT_ER R_ACK	CLR_INT_A RBIT	CLR_INT_TX_ FAIL	CLR_INT_TX _DONE
-	-	-	W	W	W	W	W

Initial value : 00H

CLR_INT_ER R_TX_OTHE	lt clear 0	It clear INT_ERR_TX_OTHER bit on CEC_ISTAT register 0 -					
R	1	Clear INT_ERR_TX_OTHER bit					
CLR_INT_ER	It clear	It clear INT_ERR_ACK bit on CEC_ISTAT register					
R_ACK	0	-					
	1	Clear INT_ERR_ACK bit					
CLR_INT_AR	It clear	It clear INT_ARBIT bit on CEC_ISTAT register					
BIT	0	-					
	1	Clear INT_ARBIT bit					
CLR_INT_TX	It clear	INT_TX_FAIL bit on CEC_ISTAT register					
_FAIL	0	-					
	1	Clear INT_TX_FAIL bit					
CLR_INT_TX	It clear	INT_TX_DONE bit on CEC_ISTAT register					
_DONE	0	-					
	1	Clear INT_TX_DONE bit					

			J J J J				
7	6	5	4	3	2	1	0
CLR_INT_A WAKEUP	-	-	-	CLR_INT_ER R_RX_OTHE R	CLR_INT_ER R_BIT	CLR_INT_ER R_OVF	CLR_INT_RX _DONE
W	-	-	-	W	W	W	W
Initial value : XXH							
		R_INT_AW EUP	It clear INT_AW 0 - 1 Clear	INT_AWAKEUP		register	
		R_INT_ER RX_OTHE	It clear INT_ERR_RX_OTHER bit on CEC_FSTAT register 0 - 1 Clear INT_ERR_RX_OTHER bit				
		R_INT_ER OVF	It clear INT_ER 0 - 1 Clear	R_OVF bit on (INT_ERR_OVF		egister	
			It clear INT_RX 0 -		CEC_FSTAT r	egister	

CEC_FCLR (CEC RX block state clear register) : 2F6AH

CEC_TXH (CEC TX Header data buffer) : 2F6BH

7	6	5	4	3	2	1	0	
TXH_7	TXH_6	TXH_5	TXH_4	TXH_3	TXH_2	TXH_1	TXH_0	
RW	RW	RW	RW	RW	RW	RW	RW	
							nitial value : XX	Н
	C	EC_TXH [7:4]	Initiator logical address 4 bit					
	C		•	al address 4 b				

CEC_TXD_X (CEC TX Data buffers) : 2F6CH ~2F7Eh

7	6	5	4	3	2	1	0	_
TXD_7	TXD_6	TXD_5	TXD_4	TXD_3	TXD_2	TXD_1	TXD_0	
RW								
						I	nitial value : 0	OН

CEC_TXD CEC TX data buffers(TX CEC Op code, parameters)

CEC_RXH (CEC RX Header data buffer) : 2F7FH

 7	6	5	4	3	2	1	0
TXH_7	TXH_6	TXH_5	TXH_4	TXH_3	TXH_2	TXH_1	TXH_0
RW	RW	RW	RW	RW	RW	RW	RW
						I	nitial value : 00H
	C	EC_RXH	destination log	gical address	4 bit		
[7:4] (0xF0 broadcasting address)							
	C	EC_TXH	initiator logica	l address 4 bit	t		

CEC_RXD_X (CEC RX Data buffers) : 2F80H ~2F92h								
7	6	5	4	3	2	1	0	
RXD_7	RXD_6	RXD_5	RXD_4	RXD_3	RXD_2	RXD_1	RXD_0	
RW	RW	RW	RW	RW	RW	RW	RW	
							nitial value : 00H	

CEC_RXD CEC RX data buffers(RX CEC Op code, parameters)

The following diagram describe response state for TX block state register when CEC line have no follower device or CEC device do retry

		Retry header data	a to a CEC Device			
CEC data (Retry prosess)	Header Data frame					
<u>Line Busy</u> <u>TX_Mode</u>						
<u>INT ERRACK</u> _						
INT TX FAL						
	CEC Interrupts					

Figure 11-49 A/D Analog Input Pin Connecting Capacitor

[3:0]

11.12 IR Controller

11.12.1 Introduction

The MC96F4548 embeds the hardware IR receiver with noise fileter.Remote infra-red receiver normally are very sensitivity to optical signals, may result in wrong data decoding.The noise filter will improve noise immunity of remote control signal. And then, the probabilities of wrong data decoding and the wake-up by noise on Stop mode are deceased.

11.12.2 IR Controller Registers map

Name	Address	Dir	Default	Description
IRC_PRES0	2F48H	R/W	00H	IRC Prescaler Low Register
IRC_PRES1	2F49H	R/W	00H	IRC Prescaler High Register
IRC_FTD0	2F4AH	R/W	00H	IRC Frame Time Data Low Register
IRC_FTD1	2F4BH	R/W	00H	IRC Frame Time Data High Register
IRC_CONF	2F4CH	R/W	00H	IRC Configuration Register
IRC_FLAG	2F4DH	R/W	00H	IRC Status Register
IRC_ECD0	2F4EH	R	00H	IRC Edge Capture Data Low Register
IRC_ECD1	2F4FH	R	02H	IRC Edge Capture Data High Register

11.12.3 IR Controller Registers description

The IR Controller consists of IRC Prescaler Register (IRC_PRES0, IRC_PRES1), IRC Frame Time Data Register (IRC_FRMP0, IRC_FRMP1), IRC Configuration Register (IRC_CONF), IRC Status Register (IRC_FLAG), and IRC Edge Capture Data Register (IRC_EDGE0, IRC_EDGE1).

IRC_PRES1 (IRC Prescaler Register): 2F49H

 7	6	5	4	3	2	1	0	_
PRES0_7	PRES0_6	PRES0_5	PRES0_4	PRES0_3	PRES0_2	PRES0_1	PRES0_0	
RW								
						I	nitial value : 0	OН

IRC_PRES0 (IRC Prescaler Register) : 2F48H

7	6	5	4	3	2	1	0
PRES1_7	PRES1_6	PRES1_5	PRES1_4	PRES1_3	PRES1_2	PRES1_1	PRES1_0
RW							
							nitial value · 00

Initial value : 00H

IRC_PRES0/ IRC_PRES1	The registers are the prescaler value to set IR timer counter clock of IR pules. It is written by software.
	IRC_PRESx = (F _{SCLK} / Target frequency) / 2 - 1
	Fpclk is system clock frequency, Target frequency is a base clock of IRC Edge Counter, IRC Frame Period Parameter
	Ex) In case of IRC_EDGE0/1 basis clock = 0.03msec (32.768Khz), F _{SCLK} = 10Mhz , IRC_PRES0/1 = 152 ((10Mhz /32.768Khz))2-1)

IRC_FRMP0 (IRC Frame Period Parameter Register) : 2F4AH								
7	6	5	4	3	2	1	0	_
FRMP0_7	FRMP0_6	FRMP0_5	FRMP0_4	FRMP0_3	FRMP0_2	FRMP0_1	FRMP0_0	
RW	RW	RW	RW	RW	RW	RW	RW	
						I	nitial value : 0	оH
IRC_FRMP1	(IRC Frame	e Period Par	ameter Reg	ister) : 2F4I	вн			

			amotor nog		511	
-	•	-		•	•	

7	6	5	4	3	2	1	0
FRMP1_7	FRMP1_6	FRMP1_5	FRMP1_4	FRMP1_3	FRMP1_2	FRMP1_1	FRMP1_0
RW							
						I	nitial value : 00H

IRC_FRAM0/ The both registers are for making IR frame periods. Those value are written by software. The counter step are depended on IRC Prescaler Register. If IRC frame period have more than the value of IRC_FRMPx, it invoke interrupt event (the interrupt vector address is same with IR INT0).

IR frame periods = Frame time * Target frequecy If the value of IRC_FRAM0 and IRC_FRMP1 are 0FFH, fram

Interrupt event isn't invoked, interrupt disable.

IRC_CONF (IRC Configuration Register) : 2F4CH

7	6	5	4	3	2	1	0	
AWAKE_EN	REDGE_EN	SEDGE_EN	FLT_SEL[2]	FLT_SEL[1]	FLT_SEL[0]	SUBCLK_EN	IRC_EN	
RW	RW	RW	RW	RW	R	RW	RW	
						I	nitial value : 00	
AWAKE_EN			Asynchronous wake-up enable. This is used at STOP mode in case of using main oscillator as system clock(IRC clock source). If this bit is see STOP mode can be waked up by INT_WAKE interrupt of IRC_CTRL This is not used at STOP mode with sub oscillator and PLL clock a system clock.					
			0 disab	le asynchrono	us wake-up			
			1 enabl	e asynchrono	us wake-up			
RDGE_EN			This is rising o	or falling edge	interrupt enab	ole bit.		
			0 enabl	e falling edge	interrupt			
			1 enable rising edge interrupt					
	SEI	DGE_EN	This decide the edge interrupt type that is single edge(rising or falling state) interrupt or both edge ((rising and falling state)					
			0 enable both edge interrupt					
			1 enable single edge interrupt					
	FLT	_SEL	These are noise filter selection bits.					
			0 No no	oise filter				
			1 Noise	e: <1 cycle,	Signale: >2	cycles		
			2 Noise	e: <2 cycle,	Signale: >3	cycles		
			3 Noise	e: <3 cycle,	Signale: >4	cycles		
			4 Noise	e: <4 cycle,	Signale: >5	cycles		
			5 Noise	e: <5 cycle,	Signale: >6	cycles		
			6 Noise	e: <6 cycle,	Signale: >7	cycles		
			7 Noise	e: <7 cycle,	Signale: >8	cycles		
	SU	BCLK_EN	Sub-oscillator	clock is enab	le. If this bit i	s set, IRC clo	ck sorce is sul	

oscillator clock.

0	The system clock is used as IRC clock source
1	Sub-oscillator clock is used as IRC clock source
Enable	IRC block
~	IDO blask is in a stire

- 0 IRC block is inactive
- 1 IRC block is active

IRC_FLAG (IRC status Register) : 2F4DH

IRC_EN

7	6	5	4	3	2	1	0
INT_AWAKE	-	-	-	INT_FRM	INT_EDGE	IRC_RX	TIMER_EN
R	-	-	-	R	R	R	RW
						I	nitial value : 00H
	INT	_AWAKE	case of using main oscillator clock as system clock(IRC clock This bit can be invoked when AWAKE_EN of IRC_CONF is set not used at STOP mode with sub oscillator and PLL clock as clock.				
			0 Asyn	chronous wak	e-up is not inv	oked	
			1 Asyn	chronous wak	e-up is invoke	d	
	INT	_FRM	It indicate the interrupt event by IRC fram counter. It is cleared by software.				
			0 Frame time interrupt is not invoked				
			1 Frame time interrupt is invoked				
	INT	EDGE	This is single	his is single edge interrupt flag bit. It is cleared by software.			
			0 Edge interrupt is not invoked				
			1 Edge interrupt is is invoked				
	IRC	_RX	The state of IR signal line is indicated				
			0 IR lin	e is low			
			1 IR lin	e is high			
	TIM	IER_EN	This bit is used to control Frame and edge timer . If IRC_RX has ever TIMER_EN is set by hardware. If frame is finished, TIMER_EN is cleared by software for next frame.				
			0 Fram	e and edge tir	ner is cleared	and disable.	
			1 Fram	e and edge tir	ner is enable		

IRC_EDGE0 (IRC Edge Counter Register) : 2F4EH

7	6	5	4	3	2	1	0
EDGE0_7	EDGE0_6	EDGE0_5	EDGE0_4	EDGE0_3	EDGE0_2	EDGE0_1	EDGE0_0
R	R	R	R	R	R	R	R

Initial value : 00H

IRC_EDGE1 (IRC Edge Counter Register) : 2F4FH

7	6	5	4	3	2	1	0	_
EDGE1_7	EDGE1_6	EDGE1_5	EDGE1_4	EDGE1_3	EDGE1_2	EDGE1_1	EDGE1_0	
R	R	R	R	R	R	R	R	
						I	nitial value : 0	0H

IRC_EDGE0/ IRC_EDGE1

The both registers are IR capture counter between IR signal edge events. At any case, IRC_EDGE0 is only used depended on IRC Prescaler value(IRC_PRES0/1)




Figure 11-50 IR Receive Timing

11.13 EXTLVI Controller

11.13.1 Introduction

The external low voltage interrupt(EXTLVI) controller compares the input voltage from an external input pin(EXTLVI) with the detection voltage (1.17V).

11.13.2 EXTLVI Controller Registers map

Name	Address	Dir	Default	Description
EXTLVIC	F9H	R/W	00H	EXTLVI Register

11.13.3 EXTLVI Controller Registers description

The EXTLVI Controller consists of EXTLVI Control Register (EXTLVIC).

EXTLVIC (EXTLVI Control Register) : F9H

7	6	5	4	3	2	1	0	
-	-	-	INT_EXTLVI	-	R_INT_EN	F_INT_EN	EXTLVI_EN	
RW	R/W	RW	RW	RW	R	RW	RW	
						I	nitial value : 00	
	INT	EXTLVI	It indicate the	external low-v	oltage interrup	ot event.		
			0 Exter	nal low-voltage	e interrupt is r	not invoked		
			1 Exter	nal low-voltage	e interrupt is i	nvoked		
	R_I	NT_EN	This is rising edge interrupt enable bit.					
			0 Disable rising edge interrupt					
			1 Enable rising edge interrupt					
	F_II	NT_EN	This is falling edge interrupt enable bit.					
			0 Disab	le falling edge	e interrupt			
			1 Enab	le falling edge	interrupt			
	EXT	LVI_EN	Enable EXTLVI block					
			0 EXTLVI block is inactive					
			1 EXTL	VI block is act	live			

12. Power Down Operation

12.1 Overview

The MC96F4548 has three power-down modes to minimize the power consumption of the device. In power down mode, power consumption is reduced considerably. The device provides three kinds of power saving functions, IDLE, STOP1 and STOP2 mode. In three modes, program is stopped.

12.2 Peripheral Operation in IDLE/STOP Mode

Peripheral	IDLE Mode	STOP1 Mode	STOP2 Mode
CPU	ALL CPU Operation are Disable	ALL CPU Operation are Disable	ALL CPU Operation are Disable
RAM	Retain	Retain	Retain
Basic Interval Timer	Operates Continuously	Operates Continuously	Stop
Watch Dog Timer	Operates Continuously	Operates Continuously	Stop
Watch Timer	Operates Continuously	Stop (Only operate in sub clock mode)	Stop (Only operate in sub clock mode)
TimerP0~1	Operates Continuously	Halted (Only when the Event Counter Mode is Enable, Timer operates Normally)	Halted (Only when the Event Counter Mode is Enable, Timer operates Normally)
ADC	Operates Continuously	Stop	Stop
BUZ	Operates Continuously	Stop	Stop
SPI/SCI	Operates Continuously	Only operate with external clock	Only operate with external clock
I2C	Operates Continuously	Stop	Stop
Main OSC	Oscillation	Stop	Stop
(1~ <mark>10</mark> 16MHz)	Oscillation		Stop
Sub OSC (32.768kHz)	Oscillation	Oscillation	Oscillation
Internal RC OSC (4MHz)	Oscillation	Oscillation	Stop
I/O Port	Retain	Retain	Retain
Control Register	Retain	Retain	Retain
Address Data Bus	Retain	Retain	Retain
Release Method	By RESET, all Interrupts	By RESET, Timer Interrupt (EC0,EC1), SIO (External clock), External Interrupt, UART by ACK, I2C (slave mode), WT (sub clock),WDT, BIT. H/W CEC, IR	By RESET, Timer Interrupt (EC0,EC1), SIO (External clock), External Interrupt, UART by ACK, I2C (slave mode), WT (sub clock), H/W CEC, IR

12.3 IDLE mode

The power control register is set to '01h' to enter the IDLE Mode. In this mode, the internal oscillation circuits remain active. Oscillation continues and peripherals are operated normally but CPU stops. It is released by reset or interrupt. To be released by interrupt, interrupt should be enabled before IDLE mode. If using reset, because the device becomes initialized state, the registers have reset value.




Figure 12-1 IDLE Mode Release Timing by External Interrupt




Figure 12-2 IDLE Mode Release Timing by /RESET

(Ex) MOV PCON, #0000_0001b ; setting of IDLE mode : set the bit of STOP and IDLE Control register (PCON)

12.4 STOP mode

The power control register is set to '03h' to enter the STOP Mode. In the stop mode, the main oscillator, system clock and peripheral clock is stopped, but watch timer continue to operate. With the clock frozen, all functions are stooped, but the on-chip RAM and control registers are held.

The source for exit from STOP mode is hardware reset and interrupts. The reset re-defines all the control registers.

When exit from STOP mode, enough oscillation stabilization time is required to normal operation. Figure 12-3 shows the timing diagram. When released from STOP mode, the Basic interval timer is activated on wake-up. Therefore, before STOP instruction, user must be set its relevant prescaler divide ratio to have long enough time (more than 20msec). this guarantees that oscillator has started and stabilized.






Figure 12-3 STOP Mode Release Timing by External Interrupt





12.5 Release Operation of STOP1, 2 Mode

After STOP1, 2 mode is released, the operation begins according to content of related interrupt register just before STOP1, 2 mode start (Figure 12-5). Interrupt Enable Flag of All (EA) of IE should be set to `1`. Released by only interrupt which each interrupt enable flag = `1`, and jump to the relevant interrupt service routine.




Figure 12-5 STOP1, 2 Mode Release Flow

12.5.1 Register Map

Table 12-2 Register Map

Name	Address	Dir	Default	Description
PCON	87H	R/W	00H	Power Control Register

12.5.2 Power Down Operation Register description

The Power Down Operation Register consists of the Power Control Register (PCON).

12.5.3 Register description for Power Down Operation

PCON (Power Control Register) : 87H

7	6	5	4	3	2	1	0	
BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BITO	
RW	RW	RW	RW	RW	RW	RW	RW	
	Initial value : 00							
	IDLE Mode							
	01H IDLE mode enable							
	STOP1, 2 Mode							
	03H STOP1, 2 mode enable							

Note)

- 1. To enter IDLE mode, PCON must be set to '01H'.
- 2. To STOP1,2 mode, PCON must be set to '03H'.

(In STOP1,2 mode, PCON register is cleared automatically by interrupt or reset)

- 3. When PCON is set to '03H', if SCCR[7] is set to '1', it enters the STOP1 mode. if SCCR[7] is cleared to '0', it enters the STOP2 mode
- 4. The different thing in STOP 1,2 is only clock operation of internal 125kHz-OSC during STOP mode operating.

13. RESET

13.1 Overview

The MC96F4548 has reset by external RESETB pin. The following is the hardware setting value.

On Chip Hardware	Initial Value
Program Counter (PC)	0000h
Accumulator	00h
Stack Pointer (SP)	07h
Peripheral Clock	On
Control Register	Peripheral Registers refer
Brown-Out Detector	Enable

Table 13-1 Reset state

13.2 Reset source

The MC96F4548 has five types of reset generation procedures. The following is the reset sources.

- External RESETB
- Power ON RESET (POR)
- WDT Overflow Reset (In the case of WDTEN = `1`)
- BOD Reset (In the case of BODEN = `1 `)
- OCD Reset

13.3 Block Diagram




Figure 13-1 RESET Block Diagram

13.4 RESET Noise Canceller

The Figure 13-2 is the Noise canceller diagram for Noise cancel of RESET. It has the Noise cancel value of about 7us ($@V_{DD}=5V$) to the low input of System Reset.




Figure 13-2 Reset noise canceller time diagram

13.5 Power ON RESET

When rising device power, the POR (Power ON Reset) have a function to reset the device. If using POR, it executes the device RESET function instead of the RESET IC or the RESET circuits. And External RESET PIN is able to use as Normal I/O pin.





Figure 13-3 Fast VDD rising time








Figure 13-5 Configuration timing when Power-on




Figure 13-6 Boot Process Waveform

Table 13-2 Boot Process Description

Process	Description	Remarks
1	-No Operation	
2	-1st POR level Detection -Internal OSC (125KHz) ON	-about 1.4V ~ 1.5V
3	 - (INT-OSC125KHz/32)×30h Delay section (=12ms) -VDD input voltage must rise over than flash operating voltage for Config read 	-Slew Rate >= 0.025V/ms
4	- Config read point	-about 1.5V ~ 1.6V -Config Value is determined by Writing Option
(5)	- Rising section to Reset Release Level	-16ms point after POR or Ext_reset release
6	 Reset Release section (BIT overflow) i) after16ms, after External Reset Release (External reset) ii) 16ms point after POR (POR only) 	- BIT is used for Peripheral stability
0	-Normal operation	

13.6 External RESETB Input

The External RESETB is the input to a Schmitt trigger. A reset in accomplished by holding the reset pin low for at least 7us over, within the operating voltage range and oscillation stable, it is applied, and the internal state is initialized. After reset state becomes '1', it needs the stabilization time with 16ms and after the stable state, the internal RESET becomes '1'. The Reset process step needs 5 oscillator clocks. And the program execution starts at the vector address stored at address 0000H.




Figure 13-7 Timing Diagram after RESET




Figure 13-8 Oscillator generating waveform example

Note) as shown Figure 13-8, the stable generating time is not included in the start-up time.

13.7 Brown Out Detector Processor

The MC96F4548 has an On-chip Brown-out detection circuit for monitoring the VDD level during operation by comparing it to a fixed trigger level. The trigger level for the BOD can be selected by BODLS[1:0] bit to be 1.6V, 2.5V, 3.6V or 4.3V. In the STOP mode, this will contribute significantly to the total current consumption. So to minimize the current consumption, the BODEN bit is set to off by software.




Figure 13-9 Block Diagram of BOD




Figure 13-10 Internal Reset at the power fail situation




Figure 13-11 Configuration timing when BOD RESET

13.7.1 Register Map

Table 13-3 Register Map

Name	Address	Dir	Default	Description
BODR	86H	R/W	81H	BOD Control Register

13.7.2 Reset Operation Register description

Reset control Register consists of the BOD Control Register (BODR).

13.7.3 Register description for Reset Operation

BODR (BOD Control Register) : 86H

7	6	5	4	3	2	1	0			
PORF	EXTRF	WDTRF	OCDRF	BODRF	BODLS[1]	BODLS[0]	BODEN			
RW	RW	RW	RW	RW	RW	RW	RW			
			Initial value : 81H							
	PO	RF	Power-On R	eset flag bit. T	he bit is reset l	by writing '0' to	o this bit.			
			0 No o	detection						
			1 Dete	ection						
	EXT	TRF	External Res Power ON re		he bit is reset	by writing '0	' to this bit or			
			0 No 0	detection						
			1 Dete	ection						
	WD	TRF	Watch Dog I Power ON re		The bit is rese	et by writing '	0' to this bit or			
			0 No 0	detection						
			1 Dete	ection						
	OC	DRF	On-Chip Debug Reset flag bit. The bit is reset by writing '0' to this bit of by Power ON reset.							
			0 No 0	detection						
			1 Detection							
	ВО	DRF	Brown-Out F Power ON re	Reset flag bit. eset.	The bit is rese	et by writing '(D' to this bit or			
			0 No 0	detection						
			1 Dete	ection						
	во	DLS[1:0]	BOD level V	oltage						
			BODLS1	BODLS0 E	Description					
			0	0 1	.6V					
			0	1 2	2.5V					
			1	0 3	8.6V					
			1	1 4	.3V					
	BO	DEN	BOD operation	on						
			0 BOD	disable						
			1 BOD	enable						

14. On-chip Debug System

14.1 Overview

14.1.1 Description

On-chip debug System (OCD) of MC96F4548 can be used for programming the non-volatile memories and on-chip debugging. Detailed descriptions for programming via the OCD interface can be found in the following chapter.

Figure 14-1 shows a block diagram of the OCD interface and the On-chip Debug system.

14.1.2 Feature

- Two-wire external interface: 1-wire serial clock input, 1-wire bi-directional serial data bus
- Debugger Access to:
 - All Internal Peripheral Units
 - Internal data RAM
 - Program Counter
 - Flash and Data EEPROM Memories
- Extensive On-chip Debug Support for Break Conditions, Including
 - Break Instruction
 - Single Step Break
 - Program Memory Break Points on Single Address
 - Programming of Flash, EEPROM, Fuses, and Lock Bits through the two-wire Interface
 - On-chip Debugging Supported by Dr.Choice®
- Operating frequency

Supports the maximum frequency of the target MCU




Figure 14-1 Block Diagram of On-chip Debug System

14.2 Two-pin external interface

14.2.1 Basic transmission packet

- 10-bit packet transmission using two-pin interface.
- packet consists of 8-bit data, 1-bit parity and 1-bit acknowledge.
- Parity is even of '1' for 8-bit data in transmitter.
- Receiver generates acknowledge bit as '0' when transmission for 8-bit data and its parity has no error.
- When transmitter has no acknowledge (Acknowledge bit is '1' at tenth clock), error process is executed in transmitter.
- When acknowledge error is generated, host PC makes stop condition and transmits command which has error again.
- Background debugger command is composed of a bundle of packet.
- Star condition and stop condition notify the start and the stop of background debugger command respectively.




Figure 14-2 10-bit transmission packet



14.2.2.1 Data transfer




Figure 14-3 Data transfer on the twin bus

14.2.2.2 Bit transfer




Figure 14-4 Bit transfer on the serial bus

14.2.2.3 Start and stop condition




Figure 14-5 Start and stop condition

14.2.2.4 Acknowledge bit




Figure 14-6 Acknowledge on the serial bus




Figure 14-7 Clock synchronization during wait procedure

14.2.3 Connection of transmission

Two-pin interface connection uses open-drain (wire-AND bidirectional I/O).




Figure 14-8 Connection of transmission

15. Memory Programming

15.1 Overview

15.1.1 Description

MC96F4548 has flash memory to which a program can be written, erased, and overwritten while mounted on the board.

Serial ISP modes and byte-parallel ROM writer mode are supported.

15.1.2 Features

- Flash Size : 48Kbytes
- Single power supply program and erase
- Command interface for fast program and erase operation
- Up to 10,000 program/erase cycles at typical voltage and temperature for flash memory
- Security feature

15.2 Flash Control and status register

Registers to control Flash and Data EEPROM are Mode Register (FEMR), Control Register (FECR), Status Register (FESR), Time Control Register (FETCR), Address Low Register (FEARL), Address Middle Register (FEARM), address High Register (FEARH) and Data Register (FEDR). They are mapped to SFR area and can be accessed only in programming mode.

15.2.1 Register Map

Name	Address	Dir	Default	Description
FEMR	EAH	R/W	00H	Flash Mode Register
FESR	EBH	R/W	80H	Flash Status Register
FETCR	ECH	R/W	00H	Flash Time Control Register
FEARH	F2H	R/W	00H	Flash Address High Register
FEARM	F3H	R/W	00H	Flash Address Middle Register
FEARL	F4H	R/W	00H	Flash Address Low Register
FEDR	F5H	R/W	00H	Flash Data Register
FECR	F6H	R/W	03H	Flash Control Register

Table 15-1 Register Map

15.2.2 Register description for Flash

7	6	5	4	3	2	1	0
FSEL	ESEL	PGM	ERASE	PBUFF	OTPE	VFY	FEEN
RW	RW	RW	RW	RW	RW	RW	RW
						I	nitial value : 00H
	FSI	EL	Select flash n	nemory.			
			0 Dese	elect flash men	nory		
			1 Sele	ct flash memo	ry		
	ES	EL	Select data E	EPROM			
				elect data EEP	-		
				ct data EEPRO			
	PG	М		am or program	-		
				ble program oi		-	
				ble program or		-	
	ER	ASE		or erase verif			
				ble erase or er	-		
	DD	UFF		ble erase or era	ase venity mod	le	
	FD	UFF	Select page b	elect page buff	or		
				ct page buffer	CI		
	от	PE		rea instead of	program mem	orv	
				elect OTP area			
			1 Sele	ct OTP area			
	VF	Y	Set program	or erase verify	mode with PC	GM or ERASE	
			Program Veri	fy: PGM=1, VF	FY=1		
			Erase Verify:	ERASE=1, VF	- Y=1		
	FEI	EN	Enable progra as normal mo		of Flash. Whe	en inactive, it	is possible to read
			0 Disa	ble program a	nd erase		
			1 Enat	ole program ar	nd erase		

FEMR (Flash Mode Register) : EAH

FESR (Flash Status Register) : EBH

7	6	5	4	3	2	1	0			
PEVBSY	VFYGOOD	PCRCRD	-	ROMINT	WMODE	EMODE	VMODE			
R	RW	R	R	RW	R	R	R			
						l	nitial value : 80	OН		
PEVBSY			Operation status flag. It is cleared automatically when operation starts. Operations are program, erase or verification							
			0 Busy	(Operation pr	ocessing)					
			1 Com	olete Operatio	n					
	٧F١	GOOD	Auto-verificati	on result flag.						
			0 Auto-	verification fail	ils					
			1 Auto-	verification su	Iccesses					
	PC	RCRD	CRC read Enable							

ROMINT	 0 CRC read disable(Checksum read for verify operation) 1 16-bit CRC read enable (from FEARM, FEARL) Flash interrupt request flag. Auto-cleared when program/erase/verify starts. Active in program/erase/verify completion 0 No interrupt request. 1 Interrupt request.
WMODE	Write mode flag
EMODE	Erase mode flag
VMODE	Verify mode flag

FETCR (Flash Time control Register) : ECH

7	6	5	4	3	2	1	0
TCR7	TCR6	TCR5	TCR4	TCR3	TCR2	TCR1	TCR0
RW	RW	RW	RW	RW	RW	RW	RW
						Ι	nitial value : 00
	TCR[7:0]		Flash Time c	ontrol			

Program and erase time is controlled by setting FETCR register. Program and erase timer uses 10bit counter. It increases by one at each divided system clock frequency(=SCLK/128). It is cleared when program or erase starts. Timer stops when 10-bit counter is same to FETCR. PEVBSY is cleared when program, erase or verify starts and set when program, erase or verify stops.

Max program/erase time at 22.085632Mhz system clock : (255+1) * 2 * ((1/fx) * 128) = 2.96736msIn the case of 10% of error rate of counter source clock, program or erase time is 2.67~3.264ms

* Program/erase time calculation

for page write or erase, Tpe = (TCON+1) * 2 * (SCLK * 128)

for bulk erase, Tbe = (TCON+1) * 2 * (SCLK * 128)

SCLK = input system clock into EEPROM control block

Tpe = Typical program or erase time (2.5 mSec)


TCON = Value of FETCR register

Table 15-2 Program/erase Time

※ Recommended program/erase time at 22Mhz (FETCR = D7h)

	Min	Тур	Max	Unit
program/erase Time	2.4	2.5	2.6	ms

FEARH (Flash address high Register) : F2H



FEARM (Flash address middle Register) : F3H

7	6	5	4	3	2	1	0	
ARM7	ARM6	ARM5	ARM4	ARM3	ARM2	ARM1	ARM0	
W	W	W	W	W	W	W	W	
						I	nitial value : 0	0H

ARM[7:0] Flash address middle

FEARL (Flash address low Register) : F4H

7	6	5	4	3	2	1	0
ARL7	ARL6	ARL5	ARL4	ARL3	ARL2	ARL1	ARL0
W	W	W	W	W	W	W	W
						I	nitial value : 00H

ARL[7:0] Flash address low

FEAR registers are used for program, erase and auto-verify. In program and erase mode, it is page address and ignored the same least significant bits as the number of bits of page address. In auto-verify mode, address increases automatically by one.

FEARs are write-only register. Reading these registers returns 24-bit checksum results(FEARH, FEARM, FEARL) or 16-bit CRC results(FEARM, FEARL) when PCRCRD bit of FESR is set.

FEDR (Flash control Register) : F5H

7	6	5	4	3	2	1	0	
FEDR7	FEDR6	FEDR5	FEDR4	FEDR3	FEDR2	FEDR1	FEDR0	
W	W	W	W	W	W	W	W	
							nitial value : 0)0H
	FEDR[7:0]		Flash data					

Data register. In no program/erase/verify mode, READ/WRITE of FECR read or write data from FLASH to this register or from this register to Flash.

The sequence of writing data to this register is used for EEPROM program entry. The mode entrance sequence is to write 0xA5 and 0x5A to it in order.

7	6	5	4	3	2	1	0				
AEF	AEE	EXIT1	EXIT0	WRITE	READ	nFERST	nPBRST				
RW	RW	RW	RW	RW	RW	RW	RW				
Initia											
	AEI	F	Enable flash bulk erase mode								
			0 Disat	ble bulk erase	mode of Flash	n memory					
			1 Enable bulk erase mode of Flash memory								
	AEI	E	Enable data EEPROM bulk erase mode								
		_	2								

FECR (Flash Control Register) : F6H

	0 D	iaabla bulk a	rase mode of data EEPROM
	-		
	. –		ase mode of data EEPROM
EXIT[1:0]	Exit from	program mod	le. It is cleared automatically after 1 clock
	EXIT1	EXIT0	Description
	0	0	Don't exit from program mode
	0	1	Don't exit from program mode
	1	0	Don't exit from program mode
	1	1	Exit from program mode
WRITE		rogram or e ally after 1 clo	rase of Flash and data EEPROM. It is cleared
	0 N	o operation	
	1 S	tart to progra	m or erase of Flash and data EEPROM
READ	Start auto after 1 clo		sh or data EEPROM. It is cleared automatically
	0 N	o operation	
	1 S	tart auto-verif	y of Flash or data EEPROM
nFERST	Reset Fla after 1 clo		EPROM control logic. It is cleared automatically
	0 N	lo operation	
	1 R	leset Flash or	r data EEPROM control logic.
nPBRST	Reset pag	e buffer with	PBUFF. It is cleared automatically after 1 clock
	PBUFF	nPBRS1	Description
	0	0	Page buffer reset
	1	0	Write checksum reset

WRITE and READ bits can be used in program, erase and verify mode with FEAR registers. Read or writes for memory cell or page buffer uses read and write enable signals from memory controller. Indirect address mode with FEAR is only allowed to program, erase and verify

15.3 Memory map

15.3.1 Flash Memory Map

Program memory uses 48K byte of Flash memory. It is read by byte and written by byte or page. One page is 64-byte




Figure 15-1 Flash Memory Map





Figure 15-2 Address configuration of Flash memory


15.4 Serial In-System Program Mode

Serial in-system program uses the interface of debugger which uses two wires. Refer to chapter 14 in details about debugger

15.4.1 Flash operation

Configuration(This Configuration is just used for follow description)








Figure 15-4 The sequence of bulk erase of Flash memory

15.4.1.1 Flash Read

Step 1. Enter OCD(=ISP) mode.

Step 2. Set ENBDM bit of BCR.

Step 3. Enable debug and Request debug mode.

Step 4. Read data from Flash.

15.4.1.2 Enable program mode

Step 1. Enter OCD(=ISP) mode.¹

Step 2. Set ENBDM bit of BCR.

Step 3. Enable debug and Request debug mode.

Step 4. Enter program/erase mode sequence.²

- (1) Write 0xAA to 0xF555.
- (2) Write 0x55 to 0xFAAA.
- (3) Write 0xA5 to 0xF555.

¹ Refer to how to enter ISP mode..

² Command sequence to activate Flash write/erase mode. It is composed of sequentially writing data of Flash memory.

15.4.1.3 Flash write mode

- Step 1. Enable program mode.
- Step 2. Reset page buffer. FEMR: 1000_0001 FECR:0000_0010
- Step 3. Select page buffer. FEMR:1000_1001
- Step 4. Write data to page buffer.(Address automatically increases by twin.)
- Step 5. Set write mode. FEMR:1010_0001
- Step 6. Set page address. FEARH:FEARM:FEARL=20'hx_xxxx
- Step 7. Set FETCR.
- Step 8. Start program. FECR:0000_1011
- Step 9. Insert one NOP operation
- Step 10. Read FESR until PEVBSY is 1.
- Step 11. Repeat step2 to step 8 until all pages are written.

15.4.1.4 Flash page erase mode

- Step 1. Enable program mode.
- Step 2. Reset page buffer. FEMR: 1000_0001 FECR:0000_0010
- Step 3. Select page buffer. FEMR:1000_1001
- Step 4. Write 'h00 to page buffer. (Data value is not important.)
- Step 5. Set erase mode. FEMR:1001_0001
- Step 6. Set page address. FEARH:FEARM:FEARL=20'hx_xxxx
- Step 7. Set FETCR.
- Step 8. Start erase. FECR:0000_1011
- Step 9. Insert one NOP operation
- Step 10. Read FESR until PEVBSY is 1.
- Step 11. Repeat step2 to step 8 until all pages are erased.

15.4.1.5 Flash bulk erase mode

Step 1. Enable program mode.

- Step 2. Reset page buffer. FEMR: 1000_0001 FECR:0000_0010
- Step 3. Select page buffer. FEMR:1000_1001
- Step 4. Write 'h00 to page buffer. (Data value is not important.)
- Step 5. Set erase mode. FEMR:1001_0001.

(Only main cell area is erased. For bulk erase including OTP area, select OTP area.(set FEMR to 1000_1101.)

- Step 6. Set FETCR
- Step 7. Start bulk erase. FECR:1000_1011
- Step 8. Insert one NOP operation
- Step 9. Read FESR until PEVBSY is 1.

15.4.1.6 Flash OTP area read mode

- Step 1. Enter OCD(=ISP) mode.
- Step 2. Set ENBDM bit of BCR.
- Step 3. Enable debug and Request debug mode.
- Step 4. Select OTP area. FEMR:1000_0101
- Step 5. Read data from Flash.

15.4.1.7 Flash OTP area write mode

- Step 1. Enable program mode.
- Step 2. Reset page buffer. FEMR: 1000_0001 FECR:0000_0010
- Step 3. Select page buffer. FEMR:1000_1001
- Step 4. Write data to page buffer.(Address automatically increases by twin.)
- Step 5. Set write mode and select OTP area. FEMR:1010_0101
- Step 6. Set page address. FEARH:FEARM:FEARL=20'hx_xxxx
- Step 7. Set FETCR.
- Step 8. Start program. FECR:0000_1011
- Step 9. Insert one NOP operation
- Step 10. Read FESR until PEVBSY is 1.

15.4.1.8 Flash OTP area erase mode

- Step 1. Enable program mode.
- Step 2. Reset page buffer. FEMR: 1000_0001 FECR:0000_0010
- Step 3. Select page buffer. FEMR:1000_1001
- Step 4. Write 'h00 to page buffer. (Data value is not important.)
- Step 5. Set erase mode and select OTP area. FEMR:1001_0101
- Step 6. Set page address. FEARH:FEARM:FEARL=20'hx_xxxx

Step 7. Set FETCR.

- Step 8. Start erase. FECR:0000_1011
- Step 9. Insert one NOP operation
- Step 10. Read FESR until PEVBSY is 1.

15.4.1.9 Flash program verify mode

Step 1. Enable program mode.Step 2. Set program verify mode. FEMR:1010_0011Step 3. Read data from Flash.

15.4.1.10 OTP program verify mode

Step 1. Enable program mode.Step 2. Set program verify mode. FEMR:1010_0111Step 3. Read data from Flash.

15.4.1.11 Flash erase verify mode

Step 1. Enable program mode. Step 2. Set erase verify mode. FEMR:1001_0011 Step 3. Read data from Flash.

15.4.1.12 Flash page buffer read

Step 1. Enable program mode. Step 2. Select page buffer. FEMR:1000_1001 Step 3. Read data from Flash.

15.4.2 Data EEPROM operation

Program and erase operation of Data EEPROM are executed by direct and indirect address mode. Direct address mode uses external data area of 8051. Indirect address mode uses address register of SFR area.

15.4.2.1 Data EEPROM Read

- Step 1. Enter OCD(=ISP) mode.
- Step 2. Set ENBDM bit of BCR.
- Step 3. Enable debug and Request debug mode.
- Step 4. Read data from Data EEPROM.

15.4.2.2 Enable program mode

Step 1. Enter OCD(=ISP) mode.¹

- Step 2. Set ENBDM bit of BCR.
- Step 3. Enable debug and Request debug mode.

Step 4. Enter program/erase mode sequence.²

- (1) Write 0xA5 to FEDR.
- (2) Write 0x5A to FEDR.

¹ Refer to how to enter ISP mode..

² Command sequence to activate data EEPROM write/erase mode. It is composed of sequentially writing to data register(FEDR)

15.4.2.3 EEPROM write mode

- Step 1. Enable program mode.
- Step 2. Reset page buffer. FEMR: 0100_0001 FECR:0000_0010
- Step 3. Select page buffer. FEMR:0100_1001
- Step 4. Write data to page buffer.(Address automatically increases by twin.)
- Step 5. Set write mode. FEMR:0110_0001
- Step 6. Set page address. FEARH:FEARM:FEARL=20'hx_xxxx
- Step 7. Set FETCR.
- Step 8. Start program. FECR:0000_1011
- Step 9. Insert one NOP operation
- Step 10. Read FESR until PEVBSY is 1.
- Step 11. Repeat step2 to step 8 until all pages are written.

15.4.2.4 EEPROM page erase mode

- Step 1. Enable program mode.
- Step 2. Reset page buffer. FEMR: 0100_0001 FECR:0000_0010
- Step 3. Select page buffer. FEMR:0100_1001
- Step 4. Write 'h00 to page buffer. (Data value is not important.)
- Step 5. Set erase mode. FEMR:0101_0001
- Step 6. Set page address. FEARH:FEARM:FEARL=20'hx_xxxx
- Step 7. Set FETCR.
- Step 8. Start erase. FECR:0000_1011
- Step 9. Insert one NOP operation
- Step 10. Read FESR until PEVBSY is 1.
- Step 11. Repeat step2 to step 8 until all pages are erased.

15.4.2.5 EEPROM bulk erase mode

- Step 1. Enable program mode.
- Step 2. Reset page buffer. FEMR: 0100_0001 FECR:0000_0010
- Step 3. Select page buffer. FEMR:0100_1001
- Step 4. Write 'h00 to page buffer. (Data value is not important.)
- Step 5. Set erase mode. FEMR:0101_0001.

Step 6. Set FETCR Step 7. Start bulk erase. FECR:0100_1011 Step 8. Insert one NOP operation Step 9. Read FESR until PEVBSY is 1.

15.4.2.6 Data EEPROM program verify mode

Step 1. Enable program mode. Step 2. Set program verify mode. FEMR:0110_0011 Step 3. Read data from Flash.

15.4.2.7 Data EEPROM erase verify mode

Step 1. Enable program mode. Step 2. Set erase verify mode. FEMR:0101_0011 Step 3. Read data from Flash.

15.4.2.8 Data EEPROM page buffer read

Step 1. Enable program mode. Step 2. Select page buffer. FEMR:0100_1001 Step 3. Read data from Flash.

15.4.3 Summary of Flash and Data EEPROM Program/Erase Mode

Table 15-3 Operation Mode

Oper	ation mode	Description
	Flash read	Read cell by byte.
F	Flash write	Write cell by bytes or page.
L	Flash page erase	Erase cell by page.
А	Flash bulk erase	Erase the whole cells.
S	Flash program verify	Read cell in verify mode after programming.
н	Flash erase verify	Read cell in verify mode after erase.
	Flash page buffer load	Load data to page buffer.
	Data EEPROM read	Read cell by byte.
E	Data EEPROM write	Write cell by bytes or page.
E	Data EEPROM page erase	Erase cell by page.
P	Data EEPROM bulk erase	Erase the whole cells.
R	Data EEPROM program verify	Read cell in verify mode after programming.
O M	Data EEPROM erase verify	Read cell in verify mode after erase.
IVI	Data EEPROM page buffer load	Load data to page buffer.

15.5 Parallel Mode

15.5.1 Overview

Parallel program mode transfers address and data by byte. 3-byte address can be entered by one from the lease significant byte of address. If only LSB is changed, only one byte can be transferred. And if the second byte is changed, the first and second byte can be transferred. Upper 4-bit of the most significant byte selects memory to be accessed. Table 15-3 오류! 참조 원본을 찾을 수 없습니다. shows memory type. Address auto-increment is supported when read or write data without address




Figure 15-5 Pin diagram for parallel programming

Table 15-4	The selection of	memory type by	/ ADDRH[7:4]
------------	------------------	----------------	--------------

ADDRH[7:4]				Memory Type
0	0	0	0	Program Memory
0	0	0	1	External Memory
0	0	1	0	SFR

15.5.2 Parallel Mode instruction format

Instruction	Signal	Instr	Instruction Sequence													
n-byte data read with 3-byte address	nALE	L		L		L		н		н		н		н		
	nWR	L	н	L	н	L	н	н	н	н	н	н	н	н	н	
	nRD	н	н	Н	н	Н	н	L	Н	L	н	L	Н	L	Н	
	PDATA	ADD	ADDRL		DDRM A		ADDRH		DATA0		DATA1				DATAn	
n-byte data write with 3-byte address	nALE	L		L		L		н		н		н		н		
	nWR	L	н	L	н	L	Н	L	н	L	н	L	Н	L	н	

													-			
	nRD	н	н	н	н	н	н	н	н	н	н	н	н	н	н	
	PDATA	ADD	ADDRL		ADDRM ADD		RH	DATA0		DATA1				DATAn		
	nALE	L		L		н		н		н		н		н		
n-byte data read	nWR	L	н	L	н	н	н	н	н	н	н	н	Н	н	н	
with 2-byte address	nRD	н	н	н	н	L	н	L	н	L	н	L	Н	L	н	
	PDATA	ADD	RL	ADD	RM	DAT	A0	DAT	A1	DAT	A2			DAT	'An	
n-byte data write	nALE	L		L		н		н		н		н		н		
	nWR	L	н	L	н	L	н	L	н	L	н	L	н	L	н	
with 2-byte address	nRD	н	н	н	н	н	н	н	н	н	н	н	н	н	н	
	PDATA	ADDRL		ADDRM		DATA0		DAT	DATA1		DATA2				DATAn	
	nALE	L		н		н		Н		н		н		н		
n-byte data read	nWR	L	н	н	н	L	н	L	н	L	н	L	Н	L	н	
with 1-byte address	nRD	н	н	L	н	н	н	н	н	н	н	н	Н	н	н	
	PDATA	ADD	RL	DAT	A0	DAT	DATA1		DATA2		DATA3			DATAn		
	nALE	L		н		н		н		н		н		н		
n-byte data write	nWR	L	н	L	н	L	н	L	Н	L	н	L	Н	L	н	
with 1-byte address	nRD	н	н	н	н	н	н	н	н	Н	н	н	н	н	н	
	PDATA	ADD	RL	DAT	A0	DAT	A1	DAT	A2	DATA3				DAT	'An	

15.5.3 Parallel Mode timing diagram




Figure 15-6 Parallel Byte Read Timing of Program Memory




Figure 15-7 Parallel Byte Write Timing of Program Memory

15.6 Mode entrance method of ISP and byte-parallel mode

15.6.1 Mode entrance method for ISP

TARGET MODE	DSDA	DSCL	DSDA
OCD(ISP)	ʻhC	ʻhC	ʻhC




Figure 15-8 ISP mode

15.6.2 Mode entrance of Byte-parallel

TARGET MODE	P0[3:0]	P0[3:0]	P0[3:0]
Byte-Parallel Mode	4'h5	4'hA	4'h5




Figure 15-9 Byte-parallel mode

15.7 Security

MC96F4548 provides Lock bits which can be left un-programmed ("0") or can be programmed ("1") to obtain the additional features listed in Table 15-5. The Lock bit can only be erased to "0" with the bulk erase command and a value of more than 0x80 at FETCR.

LOCK				USER N	NODE						ISP/P	MODE								
MODE		FL	ASH			C	DTP			FL/	ASH			OTP R W PE BE						
LOCKF	R	W	PE	BE	R	R W PE BE		R	W	PE	BE	R	W	PE	BE					
0	0	0	0	х	х	х	х	х	0	0	0	0	0	0	0	0				
1	0	0	0	х	х	x x x x				х	х	0	ο	х	х	0				

- LOCKF: Lock bit of Flash memory
- R: Read
- W: Write
- PE: Page erase
- BE: Bulk Erase
- O: Operation is possible.
- X: Operation is impossible.

16. Configure option

16.1 Configure option Control Register

7	6	5	4	3	2	1	0
BSIZE1	BSIZE0	SXINEN	XINENA	RSTDIS	LOCKB	LOCKE	LOCKF
R	R	RW	RW	RW	R	R	R
						I	nitial value : 00H

BSIZE	Boot A	Area Hard Lock Size Bit
	00	0000H ~01FFH (default)
	01	0000H~03FFH
	10	0000H~07FFH
	11	0000H~0FFFH
SXINEN	Exterr	al Sub Oscillator Enable Bit
	0	Sub OSC disable (default)
	1	Sub OSC Enable
XINENA	Exterr	al Main Oscillator Enable Bit
	0	Main OSC disable (default)
	1	Main OSC Enable
RSTDIS	Extern	al RESETB disable Bit
	0	External RESET enable
	1	External RESET disable
LOCKB	Boot A	Area Hard LOCK(protection) Bit
	0	Hard LOCK Disable
	1	Hard LOCK Enable
LOCKE	DATA	memory LOCK bit
	0	LOCK Disable
	1	LOCK Enable
LOCKF	CODE	memory LOCK bit
	0	LOCK Disable
	1	LOCK Enable

In OCD debug mode, user can change FUSE_CONF bits value temporarily except LOCKF for debugging job.

17. APPENDIX

A. Instruction Table

Instructions are either 1, 2 or 3 bytes long as listed in the 'Bytes' column below.

Each instruction takes either 1, 2 or 4 machine cycles to execute as listed in the following table. 1 machine cycle comprises 2 system clock cycles.

Mnemonic	Description	Bytes	Cycles	Hex code
ADD A,Rn	Add register to A	1	1	28-2F
ADD A,dir	Add direct byte to A	2	1	25
ADD A,@Ri	Add indirect memory to A	1	1	26-27
ADD A,#data	Add immediate to A	2	1	24
ADDC A,Rn	Add register to A with carry	1	1	38-3F
ADDC A,dir	Add direct byte to A with carry	2	1	35
ADDC A,@Ri	Add indirect memory to A with carry	1	1	36-37
ADDC A,#data	Add immediate to A with carry	2	1	34
SUBB A,Rn	Subtract register from A with borrow	1	1	98-9F
SUBB A,dir	Subtract direct byte from A with borrow	2	1	95
SUBB A,@Ri	Subtract indirect memory from A with borrow	1	1	96-97
SUBB A,#data	Subtract immediate from A with borrow	2	1	94
INC A	Increment A	1	1	04
INC Rn	Increment register	1	1	08-0F
INC dir	Increment direct byte	2	1	05
INC @Ri	Increment indirect memory	1	1	06-07
DEC A	Decrement A	1	1	14
DEC Rn	Decrement register	1	1	18-1F
DEC dir	Decrement direct byte	2	1	15
DEC @Ri	Decrement indirect memory	1	1	16-17
INC DPTR	Increment data pointer	1	2	A3
MUL AB	Multiply A by B	1	4	A4
DIV AB	Divide A by B	1	4	84
DA A	Decimal Adjust A	1	1	D4

ARITHMETIC

	LOGICAL					
Mnemonic	Description	Bytes	Cycles	Hex code		
ANL A,Rn	AND register to A	1	1	58-5F		
ANL A,dir	AND direct byte to A	2	1	55		
ANL A,@Ri	AND indirect memory to A	1	1	56-57		
ANL A,#data	AND immediate to A	2	1	54		
ANL dir,A	AND A to direct byte	2	1	52		
ANL dir,#data	AND immediate to direct byte	3	2	53		
ORL A,Rn	OR register to A	1	1	48-4F		
ORL A,dir	OR direct byte to A	2	1	45		
ORL A,@Ri	OR indirect memory to A	1	1	46-47		
ORL A,#data	OR immediate to A	2	1	44		
ORL dir,A	OR A to direct byte	2	1	42		
ORL dir,#data	OR immediate to direct byte	3	2	43		
XRL A,Rn	Exclusive-OR register to A	1	1	68-6F		
XRL A,dir	Exclusive-OR direct byte to A	2	1	65		
XRL A, @Ri	Exclusive-OR indirect memory to A	1	1	66-67		

XRL A,#data	Exclusive-OR immediate to A	2	1	64
XRL dir,A	Exclusive-OR A to direct byte	2	1	62
XRL dir,#data	Exclusive-OR immediate to direct byte	3	2	63
CLR A	Clear A	1	1	E4
CPL A	Complement A	1	1	F4
SWAP A	Swap Nibbles of A	1	1	C4
RL A	Rotate A left	1	1	23
RLC A	Rotate A left through carry	1	1	33
RR A	Rotate A right	1	1	03
RRC A	Rotate A right through carry	1	1	13

	DATA TRANSFER			
Mnemonic	Description	Bytes	Cycles	Hex code
MOV A,Rn	Move register to A	1	1	E8-EF
MOV A,dir	Move direct byte to A	2	1	E5
MOV A,@Ri	Move indirect memory to A	1	1	E6-E7
MOV A,#data	Move immediate to A	2	1	F8-FF
MOV Rn,A	Move A to register	1	1	A8-AF
MOV Rn,dir	Move direct byte to register	2	2	78-7F
MOV Rn,#data	Move immediate to register	2	1	F5
MOV dir,A	Move A to direct byte	2	1	88-8F
MOV dir,Rn	Move register to direct byte	2	2	85
MOV dir,dir	Move direct byte to direct byte	3	2	86-87
MOV dir,@Ri	Move indirect memory to direct byte	2	2	75
MOV dir,#data	Move immediate to direct byte	3	2	F6-F7
MOV @Ri,A	Move A to indirect memory	1	1	A6-A7
MOV @Ri,dir	Move direct byte to indirect memory	2	2	76-77
MOV @Ri,#data	Move immediate to indirect memory	2	1	90
MOV DPTR,#data	Move immediate to data pointer	3	2	93
MOVC A,@A+DPTR	Move code byte relative DPTR to A	1	2	83
MOVC A,@A+PC	Move code byte relative PC to A	1	2	E2-E3
MOVX A,@Ri	Move external data(A8) to A	1	2	F2-F3
MOVX A,@DPTR	Move external data(A16) to A	1	2	F0
MOVX @Ri,A	Move A to external data(A8)	1	2	C0
MOVX @DPTR,A	Move A to external data(A16)	1	2	23
PUSH dir	Push direct byte onto stack	2	2	C0
POP dir	Pop direct byte from stack	2	2	D0
XCH A,Rn	Exchange A and register	1	1	C8-CF
XCH A,dir	Exchange A and direct byte	2	1	C5
XCH A,@Ri	Exchange A and indirect memory	1	1	C6-C7
XCHD A,@Ri	Exchange A and indirect memory nibble	1	1	D6-D7

	BOOLEAN			
Mnemonic	Description	Bytes	Cycles	Hex code
CLR C	Clear carry	1	1	C3
CLR bit	Clear direct bit	2	1	C2
SETB C	Set carry	1	1	D3
SETB bit	Set direct bit	2	1	D2
CPL C	Complement carry	1	1	B3
CPL bit	Complement direct bit	2	1	B2

B				
ANL C,bit	AND direct bit to carry	2	2	82
ANL C,/bit	AND direct bit inverse to carry	2	2	B0
ORL C,bit	OR direct bit to carry	2	2	72
ORL C,/bit	OR direct bit inverse to carry	2	2	A0
MOV C,bit	Move direct bit to carry	2	1	A2
MOV bit,C	Move carry to direct bit	2	2	92

BRANCHING					
Mnemonic	Description	Bytes	Cycles	Hex code	
ACALL addr 11	Absolute jump to subroutine	2	2	11→F1	
LCALL addr 16	Long jump to subroutine	3	2	12	
RET	Return from subroutine	1	2	22	
RETI	Return from interrupt	1	2	32	
AJMP addr 11	Absolute jump unconditional	2	2	01→E1	
LJMP addr 16	Long jump unconditional	3	2	02	
SJMP rel	Short jump (relative address)	2	2	80	
JC rel	Jump on carry = 1	2	2	40	
JNC rel	Jump on carry = 0	2	2	50	
JB bit,rel	Jump on direct bit = 1	3	2	20	
JNB bit,rel	Jump on direct bit = 0	3	2	30	
JBC bit,rel	Jump on direct bit = 1 and clear	3	2	10	
JMP @A+DPTR	Jump indirect relative DPTR	1	2	73	
JZ rel	Jump on accumulator = 0	2	2	60	
JNZ rel	Jump on accumulator ≠ 0	2	2	70	
CJNE A,dir,rel	Compare A, direct jne relative	3	2	B5	
CJNE A,#d,rel	Compare A, immediate jne relative	3	2	B4	
CJNE Rn,#d,rel	Compare register, immediate jne relative	3	2	B8-BF	
CJNE @Ri,#d,rel	Compare indirect, immediate jne relative	3	2	B6-B7	
DJNZ Rn,rel	Decrement register, jnz relative	3	2	D8-DF	
DJNZ dir,rel	Decrement direct byte, jnz relative	3	2	D5	

	MISCELLANEOUS			
Mnemonic	Description	Bytes	Cycles	Hex code
NOP	No operation	1	1	00

ADDITIONAL INSTRUCTIONS (selected through EO[7:4])						
Mnemonic	Description	Bytes	Cycles	Hex code		
MOVC @(DPTR++),A	M8051W/M8051EW-specific instruction supporting software download into program memory	1	2	A5		
TRAP	Software break command	1	1	A5		

In the above table, an entry such as E8-EF indicates a continuous block of hex opcodes used for 8 different registers, the register numbers of which are defined by the lowest three bits of the corresponding code. Non-continuous blocks of codes, shown as $11 \rightarrow F1$ (for example), are used for absolute jumps and calls, with the top 3 bits of the code being used to store the top three bits of the destination address.

The CJNE instructions use the abbreviation #d for immediate data; other instructions use #data.